Skip to main content
Article thumbnail
Location of Repository

Abstract

By 

Abstract

domain, the costs of design and verification for Systems-On-Chip (SoCs) are rapidly increasing due to the inefficiency of traditional CAD tools. Relaxing the requirement of 100 % correctness for devices and interconnects drastically reduces the costs of design but, at the same time, requires that SoCs be designed with some systemlevel fault-tolerance. In this paper, we introduce a new communication paradigm for SoCs, namely stochastic communication. The newly proposed scheme not only separates communication from computation, but also provides the required built-in faulttolerance to DSM failures, is scalable and cheap to implement. For a generic tile-based architecture, we show how a ubiquitous multimedia application (an MP3 encoder) can be implemented using stochastic communication in an efficient and robust manner. More precisely, up to 70 % data upsets, 80 % packet drops because of buffer overflow, and severe levels of synchronization failures can be tolerated while maintaining a low latency. 1

Year: 2009
OAI identifier: oai:CiteSeerX.psu:10.1.1.135.2665
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.gigascale.org/pubs/... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.