Skip to main content
Article thumbnail
Location of Repository

Variable Forwarding Cache Coherence for Chip Multiprocessors

By Amit Roy, Supriya Vadlamani and T S B Sudarshan

Abstract

Caches in Chip Multiprocessors (CMPs) are organized as private L1 caches or large shared L2 cache or both. Most of the recent researchers have focused on architectural and circuit techniques to increase performance. Variable Forwarding Cache Coherency combines the advantages of private caches and shared caches, i.e., low latency of L1 and miss rate of shared L2. This paper proposes a methodology to improve performance of the system by using variable forwarding cache coherence technique in CMPs. 1

Year: 2009
OAI identifier: oai:CiteSeerX.psu:10.1.1.134.7950
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://hipc.org/hipc2007/poste... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.