Skip to main content
Article thumbnail
Location of Repository

By 

Abstract

S bility with minimal cost and softwarehardware overheads. Here, we uccessful interprocessor communication, a key factor in the design of any multiprocessing system, requires high bandwidth and relia-present such a communication scheme. It features simplicity, speed, modularity, and configurability to multiprocessing systems such as linear arrays, triangular arrays, meshes, systolic trees, and hypercubes. Communication between any two processors in this scheme takes place through a common memory, independently accessible by both processors involved. The interprocessor interconnection scheme in a multiprocessor system directly affects system throughput and has a bearing on the modularity, reliability, and overall system performance. Yalamanchili and Aggarwal discussed the importance of the processor interconnection scheme when they characterized the capabilities of a multiprocessing system.' Various interconnection schemes have been suggested for message passin

Year: 2009
OAI identifier: oai:CiteSeerX.psu:10.1.1.134.7755
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://eprints.iisc.ernet.in/a... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.