Skip to main content
Article thumbnail
Location of Repository

Structural Delay Testing Under Restricted Scan of Latch-based Pipelines with Time Borrowing

By Kun Young Chung and Sandeep K. Gupta

Abstract

High-speed circuits use latch-based pipelines in some of their most delay-critical parts. For latch-based pipelines, the path delay fault coverage provided by the classical approaches is often abysmally low and none of the classical design-for-testability (DFT) approaches can be used to simplify delay testing or to improve coverage. In [1], we presented the first DFT approach for delay testing of such pipelines. In this paper, we have developed a new theoretical framework that provides high robust delay fault coverage at low DFT overheads. We have also developed a new test generation approach that exploits this theory and any set of available DFT configurations to provide the corresponding maximum coverage for any scenario of time borrowing – expected as well as unexpected. We demonstrate the benefits of the proposed approach via extensive experiments

Year: 2008
OAI identifier: oai:CiteSeerX.psu:10.1.1.133.9647
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://ceng.usc.edu/assets/001... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.