Low power, high speed, charge recycling CMOS threshold logic gate

Abstract

© 2001 Institution of Engineering and TechnologyA new implementation of a threshold gate based on a capacitive input, charge recycling differential sense amplifier latch is presented. Simulation results indicate that the proposed structure has very low power dissipation and high operating speed, as well as robustness under process, temperature and supply voltage variations, and is therefore highly suitable as an element in digital integrated circuit design.Celinski, P.; Lopez, J.F.; Al-Sarawi, S. and Abbott, D