Location of Repository

A hybrid test compression technique for efficient testing of systems-on-a-chip

By A.H. El-Maleh


One of the major challenges in testing a System-on-a-Chip (SOC) is dealing with the large test data size. To reduce the volume of test data, several efficient test data compression techniques have been recently proposed. In this paper, we propose hybrid test compression techniques that combine the Geometric-Primitives-Based compression technique with the frequency-directed run-length (FDR) and extended frequency-directed run-length (EFDR) coding techniques. Based on experimental results, we demonstrate the effectiveness of the proposed hybrid compression techniques in increasing the test data compression ratios over those obtained by the Geometric-Primitives-Based compression technique

Topics: Computer
Publisher: IEEE
Year: 2003
OAI identifier: oai:generic.eprints.org:14440/core450
Provided by: KFUPM ePrints

Suggested articles


To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.