Skip to main content
Article thumbnail
Location of Repository


By Aamir A. Farooqui, Vojin G. Oklobdzija and Sadiq M. Sait


ABSTRACT This paper presents design of an adder generator, for the production of area-time-optimal adders. A unique feature of the proposed generator is its integrated synthesis and layout environment achieved by providing relative placement information to the synthesis tool. Adders produced by this generator are dynamically configured for a given technology library, wire-load model, delay, and area goal. The adder architecture used in this generator is a hybrid of Brent & Kung, carry select, and ripple carry adders. When compared with standard cell fast adders, a 20%-50% reduction in area with comparable delays is achieved. The reduction comes from a judicious selection of ripple carry or carry select adders based on computation of delays. When performance is being met, the carry select adders are replaced with ripple carry adders. The proposed generator has been integrated into a commercially available high-performance datapath design tool

Topics: Computer
Year: 2003
OAI identifier:
Provided by: KFUPM ePrints

Suggested articles

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.