Location of Repository

Classification of compiler optimizations for high performance, small area and low power in FPGAs

By Emre Özer, Andy Nisbet and David Gregg

Abstract

Full-text is available at http://www.doc.mmu.ac.uk/STAFF/A.Nisbet/PAPERS/fpga_opt.pdf

Publisher: Department of Computer Science, Trinity College, Dublin
Year: 2009
OAI identifier: oai:www.e-space.mmu.ac.uk:2173/75433

Suggested articles

Preview

Citations

  1. (2001). Compiling SA-C Programs to FPGAs: Performance doi
  2. (2001). Evaluation of the Streams-C C-to-FPGA Compiler: An Application Perspective”, doi
  3. (1999). Fast Compilation for Pipelined Reconfigurable Fabrics”, doi
  4. (1999). Rajeev Barua, and Saman Amarasinghe, “Parallelizing Applications Into Silicon”, doi
  5. (2003). SPARK: A High-Level Synthesis Framework For Applying Parallelizing Compiler Transformations”, doi
  6. (1998). Specifying and Compiling Applications for RaPiD”, Field-Programmable Custom Computing Machines, doi
  7. (1994). SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers”, doi
  8. (1998). Towards an Automatic Path from Java Bytecodes to Hardware Through High-Level Synthesis”, doi

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.