'Institute of Electrical and Electronics Engineers (IEEE)'
Doi
Abstract
This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Brunel University's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected]. Copyright @ 2003 IEEEThis letter presents a proposed method for finding the optimum fixed compensating capacitor to minimize the voltage harmonic distortion at a load bus while holding the power factor at a desired value and constraining the nameplate kiloVAr of the compensating capacitor, its rated voltage RMS, and its rated current RMS as constraints according to IEEE Std. 18-1992. Also, the values of the compensating capacitor, which would create resonant conditions, would be omitted from the solution. Finally, the contribution of the newly developed method is demonstrated in an example taken from previous publications