CORE
CO
nnecting
RE
positories
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Research partnership
About
About
About us
Our mission
Team
Blog
FAQs
Contact us
Community governance
Governance
Advisory Board
Board of supporters
Research network
Innovations
Our research
Labs
Simple Noise Margin Model for Optimal Design of Unipolar Thin-Film Transistor Logic Circuits
Authors
Mengwei Si
Qingyu Cui
Radu A. Sporea
Xiaojun Guo
Publication date
1 May 2013
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Doi
Cite
Abstract
Abstract is not available.
Similar works
Full text
Open in the Core reader
Download PDF
Available Versions
Crossref
See this paper in CORE
Go to the repository landing page
Download from data provider
info:doi/10.1109%2Fted.2013.22...
Last time updated on 01/04/2019
