221 research outputs found
Delay Measurements and Self Characterisation on FPGAs
This thesis examines new timing measurement methods for self delay characterisation of Field-Programmable Gate Arrays (FPGAs) components and delay measurement of complex circuits
on FPGAs. Two novel measurement techniques based on analysis of a circuit's output failure
rate and transition probability is proposed for accurate, precise and efficient measurement of
propagation delays. The transition probability based method is especially attractive, since
it requires no modifications in the circuit-under-test and requires little hardware resources,
making it an ideal method for physical delay analysis of FPGA circuits.
The relentless advancements in process technology has led to smaller and denser transistors
in integrated circuits. While FPGA users benefit from this in terms of increased hardware
resources for more complex designs, the actual productivity with FPGA in terms of timing
performance (operating frequency, latency and throughput) has lagged behind the potential
improvements from the improved technology due to delay variability in FPGA components
and the inaccuracy of timing models used in FPGA timing analysis. The ability to measure
delay of any arbitrary circuit on FPGA offers many opportunities for on-chip characterisation
and physical timing analysis, allowing delay variability to be accurately tracked and variation-aware optimisations to be developed, reducing the productivity gap observed in today's FPGA
designs.
The measurement techniques are developed into complete self measurement and characterisation platforms in this thesis, demonstrating their practical uses in actual FPGA hardware for
cross-chip delay characterisation and accurate delay measurement of both complex combinatorial and sequential circuits, further reinforcing their positions in solving the delay variability
problem in FPGAs
Variability-Aware Circuit Performance Optimisation Through Digital Reconfiguration
This thesis proposes optimisation methods for improving the performance of circuits imple-
mented on a custom reconfigurable hardware platform with knowledge of intrinsic variations,
through the use of digital reconfiguration.
With the continuing trend of transistor shrinking, stochastic variations become first order
effects, posing a significant challenge for device reliability. Traditional device models tend
to be too conservative, as the margins are greatly increased to account for these variations.
Variation-aware optimisation methods are then required to reduce the performance spread
caused by these substrate variations.
The Programmable Analogue and Digital Array (PAnDA) is a reconfigurable hardware plat-
form which combines the traditional architecture of a Field Programmable Gate Array
(FPGA) with the concept of configurable transistor widths, and is used in this thesis as
a platform on which variability-aware circuits can be implemented.
A model of the PAnDA architecture is designed to allow for rapid prototyping of devices,
making the study of the effects of intrinsic variability on circuit performance β which re-
quires expensive statistical simulations β feasible. This is achieved by means of importing
statistically-enhanced transistor performance data from RandomSPICE simulations into a
model of the PAnDA architecture implemented in hardware. Digital reconfiguration is then
used to explore the hardware resources available for performance optimisation. A bio-inspired
optimisation algorithm is used to explore the large solution space more efficiently.
Results from test circuits suggest that variation-aware optimisation can provide a significant
reduction in the spread of the distribution of performance across various instances of circuits,
as well as an increase in performance for each. Even if transistor geometry flexibility is
not available, as is the case of traditional architectures, it is still possible to make use of
the substrate variations to reduce spread and increase performance by means of function
relocation
Degradation in FPGAs: Monitoring, Modeling and Mitigation
This dissertation targets the transistor aging degradation as well as the associated thermal challenges in FPGAs (since there is an exponential relation between aging and chip temperature). The main objectives are to perform experimentation, analysis and device-level model abstraction for modeling the degradation in FPGAs, then to monitor the FPGA to keep track of aging rates and ultimately to propose an aging-aware FPGA design flow to mitigate the aging
- β¦