250 research outputs found

    ULTRA LOW POWER FSK RECEIVER AND RF ENERGY HARVESTER

    Get PDF
    This thesis focuses on low power receiver design and energy harvesting techniques as methods for intelligently managing energy usage and energy sources. The goal is to build an inexhaustibly powered communication system that can be widely applied, such as through wireless sensor networks (WSNs). Low power circuit design and smart power management are techniques that are often used to extend the lifetime of such mobile devices. Both methods are utilized here to optimize power usage and sources. RF energy is a promising ambient energy source that is widely available in urban areas and which we investigate in detail. A harvester circuit is modeled and analyzed in detail at low power input. Based on the circuit analysis, a design procedure is given for a narrowband energy harvester. The antenna and harvester co-design methodology improves RF to DC energy conversion efficiency. The strategy of co-design of the antenna and the harvester creates opportunities to optimize the system power conversion efficiency. Previous surveys have found that ambient RF energy is spread broadly over the frequency domain; however, here it is demonstrated that it is theoretically impossible to harvest RF energy over a wide frequency band if the ambient RF energy source(s) are weak, owing to the voltage requirements. It is found that most of the ambient RF energy lies in a series of narrow bands. Two different versions of harvesters have been designed, fabricated, and tested. The simulated and measured results demonstrate a dual-band energy harvester that obtains over 9% efficiency for two different bands (900MHz and 1800MHz) at an input power as low as -19dBm. The DC output voltage of this harvester is over 1V, which can be used to recharge the battery to form an inexhaustibly powered communication system. A new phase locked loop based receiver architecture is developed to avoid the significant conversion losses associated with OOK architectures. This also helps to minimize power consumption. A new low power mixer circuit has also been designed, and a detailed analysis is provided. Based on the mixer, a low power phase locked loop (PLL) based receiver has been designed, fabricated and measured. A power management circuit and a low power transceiver system have also been co-designed to provide a system on chip solution. The low power voltage regulator is designed to handle a variety of battery voltage, environmental temperature, and load conditions. The whole system can work with a battery and an application specific integrated circuit (ASIC) as a sensor node of a WSN network

    3.3V DC Output At-16dBm Sensitivity And 77% PCE Rectifier For RF Energy Harvesting

    Get PDF
    This paper presents a high voltage conversion at high sensitivity RF energy harvesting system for IoT applications. The harvesting system comprises bulk-to-source (BTMOS) differential-drive based rectifier to produce a high efficiency RF energy harvesting system. Low-pass upward impedance matching network is applied at the rectifier input to increase the sensitivity and output voltage. Dual-oxide-thickness transistors are used in the rectifier circuit to maintain the power efficiency at each stage of the rectifier. The system is designed using 0.18μm Silterra RF in deep n-well process technology and achieves 4.07V output at -16dBm sensitivity without the need of complex auxiliary control circuit and DC-DC charge-pump circuit. The system is targeted for urban environment

    Analog Front End for RF Energy Harvesting

    Get PDF
    This thesis proposes a design for ultra low power sensitive single and dual band RF energy harvesting system for UHF microwave frequencies at 2.4-GHz and 865-MHz to 960- MHz(ISM band). The system is designed to power a load and generate a constant 1-V output voltage for a battery-less passive energy harvesting circuit. Input power is fed from 50 RF source to emulate antenna at UHF microwave band. The design includes single band and dual band off-chip RF matching circuit, RF limiter, Differential Rectifier, Power On Reset (POR), Band Gap Reference (BGR) and Low Drop Out Regulator (LDO). The number of rectifier stages is optimized to obtain a better efficiency to generate 1V output voltage. The full system performance has been verified by simulations for equivalent received power from -20-dBm to -10-dBm. The overall RF energy harvesting system efficiency at -14-dBm (10 m Distance from 4W EIRP source) input power for single band matching at 2.4-GHz is 46.9% with 54Kohm load and for dual band matching at 953-MHz and 2.4-GHz we achieve an efficiency of 41.5% with 61K ohm load and 46% with load 54.4Kohm respectively. The technology node employed is 0.18_m technology. The simulations are carried out at schematic level with bond wire parasitic’s and verified by post layout simulation. At the last we conclude by proposing a novel architecture for constant voltage battery charging

    Comparation of common ultra-low power harvesting RF rectifier circuits

    Get PDF
    This project has analysed and compared different types of common RF Harvesting rectifier circuits for ultra-low power. An antenna has been used as an energy harvesting element and the power available in the environment has been analysed, specifically in the GAEMI laboratories of the UAB. The simulations were carried out using the Keysisght ADS software. It has been demonstrated, by means of simulation, that the simple rectifier shows a higher efficiency than the other rectifiers and that the value of the load resistance is the predominant element in the calculation of this efficiency. It has been experimentally confirmed that the measurements do not deviate from the simulated measurements. The results obtained can be applied to the generation of prototypes of RF Harvesting systems

    Powering IoT Sensors with RF Energy Harvesting

    Get PDF
    There is a need to power Internet of Things (IoT) applications that require frequent, expensive, and/or dangerous battery replacements. Radio-frequency energy harvesting (RFEH) is a possible alternative source of power for select IoT sensor applications. In comparison to other methods of energy harvesting, RFEH has the smallest incident power densities and therefore comes with many design challenges. In this project we implement a novel RFEH system powered via a dedicated transmitter. A planar inverted-F antenna (PIFA) and voltage doubler circuit form the designed rectenna (rectifier + antenna) and the system is implemented on a custom PCB to carry out RF-to-DC conversion. The system’s feasibility is demonstrated by powering a commercial power management unit (PMU) and temperature sensor over a test duration of eight hours

    An IC architecture for RF Energy Harvesting systems

    Get PDF
    In this work we present an IC architecture for RF energy harvesting. The system has been designed with a 0.18μm CMOS SMIC technology and optimized at 900MHz. Simulation results have confirmed that the integrated system handles an incoming power typically ranging from -25 dBm to 20 dBm by rectifying the variable input signals into a DC voltage source with an overall efficiency up to 50%. The chip area estimation for the proposed system is as low as 3x3mm2

    Active Safety System with RF Energy Harvesting Capabilities for Industrial Applications using Interchangeable Implements

    Get PDF
    In this paper a system for the remote powering of low power electronic devices is presented. The system has been applied to a real industrial application allowing to enhance active safety in industrial vehicles. It is comprised of two main devices: i) the End Device (ED) with an embedded Radio Frequency (RF) energy harvester; ii) the Illuminator-Gateway Device (IGD) with an embedded RF power transmitter. Thanks to the optimization of the customized dual band Planar Inverted Folded Antenna (PIFA) used, the ULP architecture of the ED, the hardware-software co-design approach used and the optimization of the ED firmware, the proposed system is able to provide up to the 63% of the power required by the ED when it is on duty

    Energy-Efficient Wireless Circuits and Systems for Internet of Things

    Full text link
    As the demand of ultra-low power (ULP) systems for internet of thing (IoT) applications has been increasing, large efforts on evolving a new computing class is actively ongoing. The evolution of the new computing class, however, faced challenges due to hard constraints on the RF systems. Significant efforts on reducing power of power-hungry wireless radios have been done. The ULP radios, however, are mostly not standard compliant which poses a challenge to wide spread adoption. Being compliant with the WiFi network protocol can maximize an ULP radio’s potential of utilization, however, this standard demands excessive power consumption of over 10mW, that is hardly compatible with in ULP systems even with heavy duty-cycling. Also, lots of efforts to minimize off-chip components in ULP IoT device have been done, however, still not enough for practical usage without a clean external reference, therefore, this limits scaling on cost and form-factor of the new computer class of IoT applications. This research is motivated by those challenges on the RF systems, and each work focuses on radio designs for IoT applications in various aspects. First, the research covers several endeavors for relieving energy constraints on RF systems by utilizing existing network protocols that eventually meets both low-active power, and widespread adoption. This includes novel approaches on 802.11 communication with articulate iterations on low-power RF systems. The research presents three prototypes as power-efficient WiFi wake-up receivers, which bridges the gap between industry standard radios and ULP IoT radios. The proposed WiFi wake-up receivers operate with low power consumption and remain compatible with the WiFi protocol by using back-channel communication. Back-channel communication embeds a signal into a WiFi compliant transmission changing the firmware in the access point, or more specifically just the data in the payload of the WiFi packet. With a specific sequence of data in the packet, the transmitter can output a signal that mimics a modulation that is more conducive for ULP receivers, such as OOK and FSK. In this work, low power mixer-first receivers, and the first fully integrated ultra-low voltage receiver are presented, that are compatible with WiFi through back-channel communication. Another main contribution of this work is in relieving the integration challenge of IoT devices by removing the need for external, or off-chip crystals and antennas. This enables a small form-factor on the order of mm3-scale, useful for medical research and ubiquitous sensing applications. A crystal-less small form factor fully integrated 60GHz transceiver with on-chip 12-channel frequency reference, and good peak gain dual-mode on-chip antenna is presented.PHDElectrical and Computer EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttp://deepblue.lib.umich.edu/bitstream/2027.42/162975/1/jaeim_1.pd
    corecore