508 research outputs found
Impact of parameter variations on circuits and microarchitecture
Parameter variations, which are increasing along with advances in process technologies, affect both timing and power. Variability must be considered at both the circuit and microarchitectural design levels to keep pace with performance scaling and to keep power consumption within reasonable limits. This article presents an overview of the main sources of variability and surveys variation-tolerant circuit and microarchitectural approaches.Peer ReviewedPostprint (published version
Technology Directions for the 21st Century, volume 1
For several decades, semiconductor device density and performance have been doubling about every 18 months (Moore's Law). With present photolithography techniques, this rate can continue for only about another 10 years. Continued improvement will need to rely on newer technologies. Transition from the current micron range for transistor size to the nanometer range will permit Moore's Law to operate well beyond 10 years. The technologies that will enable this extension include: single-electron transistors; quantum well devices; spin transistors; and nanotechnology and molecular engineering. Continuation of Moore's Law will rely on huge capital investments for manufacture as well as on new technologies. Much will depend on the fortunes of Intel, the premier chip manufacturer, which, in turn, depend on the development of mass-market applications and volume sales for chips of higher and higher density. The technology drivers are seen by different forecasters to include video/multimedia applications, digital signal processing, and business automation. Moore's Law will affect NASA in the areas of communications and space technology by reducing size and power requirements for data processing and data fusion functions to be performed onboard spacecraft. In addition, NASA will have the opportunity to be a pioneering contributor to nanotechnology research without incurring huge expenses
Reliable Power Gating with NBTI Aging Benefits
In this paper, we show that Negative Bias Temperature
Instability (NBTI) aging of sleep transistors (STs),
together with its detrimental effect for circuit performance and lifetime, presents considerable benefits for power gated circuits. Indeed, it reduces static power due to leakage current, and increases ST switch efficiency, making power gating more efficient and effective over time. The magnitude of these aging benefits depends on operating and environmental conditions. By means of HSPICE simulations, considering a 32nm CMOS technology, we demonstrate that static power may reduce by more than 80% in 10 years of operation. Static power decrease over time due to NBTI aging is also proven experimentally, using a test-chip manufactured with a TSMC 65nm technology. We propose an ST design strategy for reliable power gating, in order to harvest the benefits offered by NBTI aging. It relies on the design of STs with a proper lower Vth compared to the standard power switching fabric. This can be achieved by either re-designing the STs with the identified Vth value, or applying a proper forward body bias to the available power switching fabrics. Through HSPICE simulations, we show lifetime extension up to 21.4X and average static power reduction up to 16.3% compared to standard ST design approach, without additional area overhead. Finally, we show lifetime extension and several performance-cost trade-offs when a target maximum lifetime is considered
Evolution of digitally controlled oscillator
Suvremeni razvoj uporabe digitalnih ili potpuno digitalnih ciklusa s faznim podešavanjem (PLLs) u različitim uređajima za komunikaciju vodi ka primjeni digitalno kontroliranog oscilatora (DCO). U ovom se preglednom članku daje razvoj DCO-a u modernim elektroničkim uređajima kao i njihovo funkcioniranje u lokalnim oscilatorima. Iako se implementacija DCO preferira u odnosu na analogne, i dalje se radi na poboljšanjima u potrošnji energije, brzini, veličini čipa, raspona frekvencije, ulaznog napona, prenosivosti i rezolucije. U radu se uglavnom opisuje razvoj od oscilatora kontroliranih voltažom (voltage controlled oscillators- VCO) do digitalno kontroliranih oscilatora za "deep-submicrometer CMOS" postupak. Fokus je na analizi i praćenju unapređenja DCO-a na razini funkcionalnosti.Current trend of using digital or all-digital phase-locked loops (PLLs) in various communication devices introduces the usage of digitally controlled oscillator (DCO). This review paper discusses the evolution of DCOs in modern electronic devices as well as their performances in local oscillators. Even though the DCO implementation is preferable to its analog counterpart, improvements are still going on to get high performances in terms of power consumption, speed, chip area, frequency range, supply voltage, portability and resolution. This paper mainly describes the evolution of DCO, how it turns from a conventional VCO to DCO for deep-submicrometer CMOS process. The focus is to analyse and track the advances in DCO base on its performance level
Evolution of digitally controlled oscillator
Suvremeni razvoj uporabe digitalnih ili potpuno digitalnih ciklusa s faznim podešavanjem (PLLs) u različitim uređajima za komunikaciju vodi ka primjeni digitalno kontroliranog oscilatora (DCO). U ovom se preglednom članku daje razvoj DCO-a u modernim elektroničkim uređajima kao i njihovo funkcioniranje u lokalnim oscilatorima. Iako se implementacija DCO preferira u odnosu na analogne, i dalje se radi na poboljšanjima u potrošnji energije, brzini, veličini čipa, raspona frekvencije, ulaznog napona, prenosivosti i rezolucije. U radu se uglavnom opisuje razvoj od oscilatora kontroliranih voltažom (voltage controlled oscillators- VCO) do digitalno kontroliranih oscilatora za "deep-submicrometer CMOS" postupak. Fokus je na analizi i praćenju unapređenja DCO-a na razini funkcionalnosti.Current trend of using digital or all-digital phase-locked loops (PLLs) in various communication devices introduces the usage of digitally controlled oscillator (DCO). This review paper discusses the evolution of DCOs in modern electronic devices as well as their performances in local oscillators. Even though the DCO implementation is preferable to its analog counterpart, improvements are still going on to get high performances in terms of power consumption, speed, chip area, frequency range, supply voltage, portability and resolution. This paper mainly describes the evolution of DCO, how it turns from a conventional VCO to DCO for deep-submicrometer CMOS process. The focus is to analyse and track the advances in DCO base on its performance level
Optimizations for a Current-Controlled Memristor-based Neuromorphic Synapse Design
The synapse is a key element of neuromorphic computing in terms of efficiency
and accuracy. In this paper, an optimized current-controlled memristive synapse
circuit is proposed. Our proposed synapse demonstrates reliability in the face
of process variation and the inherent stochastic behavior of memristors. Up to
an 82% energy optimization can be seen during the SET operation over prior
work. In addition, the READ process shows up to 54% energy savings. Our
current-controlled approach also provides more reliable programming over
traditional programming methods. This design is demonstrated with a 4-bit
memory precision configuration. Using a spiking neural network (SNN), a
neuromorphic application analysis was performed with this precision
configuration. Our optimized design showed up to 82% improvement in control
applications and a 2.7x improvement in classification applications compared
with other design cases
Downscaling of 0.35 J.lm to 0.25 J.lm CMOS Transistor by Simulation
Silicon (Si) based integrated circuit (IC) has become the backbone of today's semiconductor
world with MOS transistors as its fundamental building blocks. The integrated circuit
complexity has moved from the early small-scale integration (SSI) to ultra-large-scale
integration (ULSI) that can accommodate millions of transistors on a single chip. This
evolution is primarily attributed to the concept of device miniaturization. The resulting scaledown
devices do not only improve the packing density but also exhibit enhanced
performance in terms of faster switching speed and lower power dissipation. The objective of
this work is to perform downscaling of 0.35 Jll11 to 0.25 Jll11 CMOS transistor using Silvaco
2-D ATHENA and ATLAS simulation tool. A "two-step design" approach is proposed in this
work to study the feasibility of miniaturization process by scaling method. A scaling factor, K
of 1.4 (derived from direct division of 0.35 with 0.25) is adopted for selected parameters. The
first design step involves a conversion of the physical data of 0.35 Jll11 CMOS technology to
the simulated environment, where process recipe acquired from UC Berkeley
Microfabrication Lab serves as the design basis. The electrical data for the simulated
structure of 0.35 11m CMOS was extracted with the use of the device simulator. Using the
simulated, optimized 0.35 Jll11 structure, downscaling to a smaller geometry of 0.25 Jll11
CMOS transistor was carried out and subsequent electrical characterization was performed in
order to evaluate its performance. Parameters that are monitored to evaluate the performance
of the designed 0.25 Jll11 CMOS transistor include threshold voltage (VtJJ, saturation current
(ldsaJ, off-state leakage current (Ion) and subthreshold swing (SJ. From the simulation, the V1h
obtained is of 0.51 V and -0.4 V for NMOS and PMOS respectively, with a difference of
15%-33% as compared to other reported work. However, for results of Idsat. the values
obtained which is of 296 ~-tAIJll11 for NMOS and 181 J.lA/Jll11 for PMOS is much lower than
other reported work by 28%-50%. This is believed to be due to direct scaling of 0.25 Jll11
transistor from the 0.35 11m geometry without alterations on the existing structure. For Ioffand
St. both results show a much better value as compared to other work. I off obtained which is of
<1 0 pA/J.lm is about 80%-96% lower than the maximum allowable specification. As for S1,
the values obtained which is <90 mY/dec is only within 5% differences as compared to
specification. In overall, these results (except for Idsat)
accepted values for the particular 0.25 J..Lm technology. From this work, the capability to
perform device miniaturization from 0.35 J..Lffi to 0.25 J..Lffi has been developed. This is
achieved by acquiring the technical know-how on the important aspects of simulation
required for successful simulation of 0.35 J..Lffi technology. Ultimately, the outcome of this
work which is a simulated 0.25 J..Lm CMOS transistor can be used as a basis for scaling down
to a much smaller device, namely towards 90-nrn geometry
CMOS TECHNOLOGY: CHALANGES FOR FUTURE DEVELOPMENT
Od pojave tehnologije integriranog sklopa, elektronička industrija bilježi nezapamćen razvoj, vršeći snažan utjecaj na pomorstvo. Posljednjih dvadesetak godina razvoj elektroničke industrije zasnovan je na CMOS VLSI tehnologiji. Neprekidni napredak CMOS VLSI tehnologije omogućen je kontinuiranim smanjivanjem dimenzija MOS tranzistora.
Rezultat skaliranja je veća gustoća pakiranja komponenata po elektroničkom sklopu, veća brzina rada i manja disipacija snage po tranzistoru. Današnji su tranzistori 20 puta brži te zauzimaju 1% prostora u odnosu na tranzistore proizvedene prije 20 godina. Očito je da smanjivanje površine tranzistora ne može ići u beskonačnost. Ovim radom se istražuju potencijalna ograničenja razvoja CMOS tehnologije.Since the invention of the integrated circuit technologies, there has been an unprecedented growth of the electronic industry, with significant impact on the maritime industry. In the last twenty years and so, the strongest growth area of the electronic industry has been in CMOS VLSI technology. The sustained growth in CMOS VLSI technology is fueled by a continued shrinking of transistors to ever smaller dimensions. The benefits of miniaturization are higher packing densities, higher circuit speeds, and lower power dissipation. The transistors manufactured today are 20 time faster and occupy less than 1% of the area of those built 20 years ago. It is obvious that a continued reduction of the transistor area cannot sustain forever. This paper examines issues related to the future development of CMOS technology
CMOS TECHNOLOGY: CHALANGES FOR FUTURE DEVELOPMENT
Od pojave tehnologije integriranog sklopa, elektronička industrija bilježi nezapamćen razvoj, vršeći snažan utjecaj na pomorstvo. Posljednjih dvadesetak godina razvoj elektroničke industrije zasnovan je na CMOS VLSI tehnologiji. Neprekidni napredak CMOS VLSI tehnologije omogućen je kontinuiranim smanjivanjem dimenzija MOS tranzistora.
Rezultat skaliranja je veća gustoća pakiranja komponenata po elektroničkom sklopu, veća brzina rada i manja disipacija snage po tranzistoru. Današnji su tranzistori 20 puta brži te zauzimaju 1% prostora u odnosu na tranzistore proizvedene prije 20 godina. Očito je da smanjivanje površine tranzistora ne može ići u beskonačnost. Ovim radom se istražuju potencijalna ograničenja razvoja CMOS tehnologije.Since the invention of the integrated circuit technologies, there has been an unprecedented growth of the electronic industry, with significant impact on the maritime industry. In the last twenty years and so, the strongest growth area of the electronic industry has been in CMOS VLSI technology. The sustained growth in CMOS VLSI technology is fueled by a continued shrinking of transistors to ever smaller dimensions. The benefits of miniaturization are higher packing densities, higher circuit speeds, and lower power dissipation. The transistors manufactured today are 20 time faster and occupy less than 1% of the area of those built 20 years ago. It is obvious that a continued reduction of the transistor area cannot sustain forever. This paper examines issues related to the future development of CMOS technology
- …