5,010 research outputs found

    Standard Transistor Array (STAR). Volume 1: Placement technique

    Get PDF
    A large scale integration (LSI) technology, the standard transistor array uses a prefabricated understructure of transistors and a comprehensive library of digital logic cells to allow efficient fabrication of semicustom digital LSI circuits. The cell placement technique for this technology involves formation of a one dimensional cell layout and "folding" of the one dimensional placement onto the chip. It was found that, by use of various folding methods, high quality chip layouts can be achieved. Methods developed to measure of the "goodness" of the generated placements include efficient means for estimating channel usage requirements and for via counting. The placement and rating techniques were incorporated into a placement program (CAPSTAR). By means of repetitive use of the folding methods and simple placement improvement strategies, this program provides near optimum placements in a reasonable amount of time. The program was tested on several typical LSI circuits to provide performance comparisons both with respect to input parameters and with respect to the performance of other placement techniques. The results of this testing indicate that near optimum placements can be achieved by use of the procedures incurring severe time penalties

    Investigation of IGES for CAD/CAE data transfer

    Get PDF
    In a CAD/CAE facility there is always the possibility that one may want to transfer the design graphics database from the native system to a non-native system. This may occur because of dissimilar systems within an organization or a new CAD/CAE system is to be purchased. The Initial Graphics Exchange Specification (IGES) was developed in an attempt to solve this scenario. IGES is a neutral database format into which the CAD/CAE native database format can be translated to and from. Translating the native design database format to IGES requires a pre-processor and transling from IGES to the native database format requires a post-processor. IGES is an artifice to represent CAD/CAE product data in a neutral environment to allow interfacing applications, archive the database, interchange of product data between dissimilar CAD/CAE systems, and other applications. The intent here is to present test data on translating design product data from a CAD/CAE system to itself and to translate data initially prepared in IGES format to various native design formats. This information can be utilized in planning potential procurement and developing a design discipline within the CAD/CAE community

    OPTIMIZING LARGE COMBINATIONAL NETWORKS FOR K-LUT BASED FPGA MAPPING

    Get PDF
    Optimizing by partitioning is a central problem in VLSI design automation, addressing circuit’s manufacturability. Circuit partitioning has multiple applications in VLSI design. One of the most common is that of dividing combinational circuits (usually large ones) that will not fit on a single package among a number of packages. Partitioning is of practical importance for k-LUT based FPGA circuit implementation. In this work is presented multilevel a multi-resource partitioning algorithm for partitioning large combinational circuits in order to efficiently use existing and commercially available FPGAs packagestwo-way partitioning, multi-way partitioning, recursive partitioning, flat partitioning, critical path, cutting cones, bottom-up clusters, top-down min-cut

    Power quality and electromagnetic compatibility: special report, session 2

    Get PDF
    The scope of Session 2 (S2) has been defined as follows by the Session Advisory Group and the Technical Committee: Power Quality (PQ), with the more general concept of electromagnetic compatibility (EMC) and with some related safety problems in electricity distribution systems. Special focus is put on voltage continuity (supply reliability, problem of outages) and voltage quality (voltage level, flicker, unbalance, harmonics). This session will also look at electromagnetic compatibility (mains frequency to 150 kHz), electromagnetic interferences and electric and magnetic fields issues. Also addressed in this session are electrical safety and immunity concerns (lightning issues, step, touch and transferred voltages). The aim of this special report is to present a synthesis of the present concerns in PQ&EMC, based on all selected papers of session 2 and related papers from other sessions, (152 papers in total). The report is divided in the following 4 blocks: Block 1: Electric and Magnetic Fields, EMC, Earthing systems Block 2: Harmonics Block 3: Voltage Variation Block 4: Power Quality Monitoring Two Round Tables will be organised: - Power quality and EMC in the Future Grid (CIGRE/CIRED WG C4.24, RT 13) - Reliability Benchmarking - why we should do it? What should be done in future? (RT 15

    Perpetual Pavement Instrumentation for the Marquette Interchange Project-Phase 1

    Get PDF
    This report provides details on the design, installation and monitoring of a pavement instrumentation system for the analysis of load-induced stresses and strains within a perpetual HMA pavement system. The HMA pavement was constructed as part of an urban highway improvement project in the City of Milwaukee, Wisconsin. The outer wheel path of the outside lane was instrumented with asphalt strain sensors, base and subgrade pressure sensors, subgrade moisture and temperature sensors, HMA layer temperature sensors, traffic wander strips and a weigh in motion system. Environmental sensors for air temperature, wind speed and solar radiation are also included. The system captures the pavement response from each axle loading and transmits the data through a wireless link to a resident database at Marquette University. The collected data will be used to estimate the fatigue life of the perpetual HMA pavement and to modify, as necessary, pavement design procedures used within the State of Wisconsin

    Marquette Interchange Phase I Final Report

    Get PDF
    This report provides details on the design, installation and monitoring of a pavement instrumentation system for the analysis of load-induced stresses and strains within a perpetual HMA pavement system. The HMA pavement was constructed as part of an urban highway improvement project in the City of Milwaukee, Wisconsin. The outer wheel path of the outside lane was instrumented with asphalt strain sensors, base and subgrade pressure sensors, subgrade moisture and temperature sensors, HMA layer temperature sensors, traffic wander strips and a weigh in motion system. Environmental sensors for air temperature, wind speed and solar radiation are also included. The system captures the pavement response from each axle loading and transmits the data through a wireless link to a resident database at Marquette University. The collected data will be used to estimate the fatigue life of the perpetual HMA pavement and to modify, as necessary, pavement design procedures used within the State of Wisconsin

    A New Approach to Optimal Cell Synthesis

    Get PDF

    Automatic Generation of Data Flow Diagrams From A Requirements Specification Language

    Get PDF
    Escalating manpower costs in developing systems has caused an increasing need for greater productivity in system development particularly in the analysis and design phases. Productivity in the system analysis phase can be increased with the use of computer- aided tools such as SPSL/SPSA for specifying system requirements and methodologies such as structured analysis. A structured analysis and documentation tool-the data flow diagram-allows an analyst to model and document a system with relative ease; however, the manual production of a data flow diagram is a time consuming process Combining the production of data flow diagrams with SPSL/SPSA produces a synergistic effect on the increases in productivity and ensures the use of standards andthe completenessof the diagram. This paperdescribes the problems and design of the systemMONDRIAN that generates data flow diagrams from an SPSA database. A variety of placement and routing algorithms that address the layout problem are discussed. The results of a preliminary study of the effectiveness of these algorithms and the adaptations required to improve and refine the prototype version of MONDRIAN are presented
    • …
    corecore