11 research outputs found
Cutting Edge Nanotechnology
The main purpose of this book is to describe important issues in various types of devices ranging from conventional transistors (opening chapters of the book) to molecular electronic devices whose fabrication and operation is discussed in the last few chapters of the book. As such, this book can serve as a guide for identifications of important areas of research in micro, nano and molecular electronics. We deeply acknowledge valuable contributions that each of the authors made in writing these excellent chapters
Solid State Circuits Technologies
The evolution of solid-state circuit technology has a long history within a relatively short period of time. This technology has lead to the modern information society that connects us and tools, a large market, and many types of products and applications. The solid-state circuit technology continuously evolves via breakthroughs and improvements every year. This book is devoted to review and present novel approaches for some of the main issues involved in this exciting and vigorous technology. The book is composed of 22 chapters, written by authors coming from 30 different institutions located in 12 different countries throughout the Americas, Asia and Europe. Thus, reflecting the wide international contribution to the book. The broad range of subjects presented in the book offers a general overview of the main issues in modern solid-state circuit technology. Furthermore, the book offers an in depth analysis on specific subjects for specialists. We believe the book is of great scientific and educational value for many readers. I am profoundly indebted to the support provided by all of those involved in the work. First and foremost I would like to acknowledge and thank the authors who worked hard and generously agreed to share their results and knowledge. Second I would like to express my gratitude to the Intech team that invited me to edit the book and give me their full support and a fruitful experience while working together to combine this book
Miniaturized Transistors, Volume II
In this book, we aim to address the ever-advancing progress in microelectronic device scaling. Complementary Metal-Oxide-Semiconductor (CMOS) devices continue to endure miniaturization, irrespective of the seeming physical limitations, helped by advancing fabrication techniques. We observe that miniaturization does not always refer to the latest technology node for digital transistors. Rather, by applying novel materials and device geometries, a significant reduction in the size of microelectronic devices for a broad set of applications can be achieved. The achievements made in the scaling of devices for applications beyond digital logic (e.g., high power, optoelectronics, and sensors) are taking the forefront in microelectronic miniaturization. Furthermore, all these achievements are assisted by improvements in the simulation and modeling of the involved materials and device structures. In particular, process and device technology computer-aided design (TCAD) has become indispensable in the design cycle of novel devices and technologies. It is our sincere hope that the results provided in this Special Issue prove useful to scientists and engineers who find themselves at the forefront of this rapidly evolving and broadening field. Now, more than ever, it is essential to look for solutions to find the next disrupting technologies which will allow for transistor miniaturization well beyond siliconâs physical limits and the current state-of-the-art. This requires a broad attack, including studies of novel and innovative designs as well as emerging materials which are becoming more application-specific than ever before
Wide Bandgap Based Devices: Design, Fabrication and Applications, Volume II
Wide bandgap (WBG) semiconductors are becoming a key enabling technology for several strategic fields, including power electronics, illumination, and sensors. This reprint collects the 23 papers covering the full spectrum of the above applications and providing contributions from the on-going research at different levels, from materials to devices and from circuits to systems
Towards a Universal Hot Carrier Degradation Model for SiGe HBTs Subjected to Electrical Stress
The objective of this work is to develop a generalizable understanding of the degradation mechanisms present in complementary Silicon-Germanium (SiGe) heterojunction bipolar transistors (HBTs) that can be used to not only predict the reliable lifetime of these devices but also overcome some of these aging limitations using clever device engineering. This broad motivation for understanding and improving SiGe HBT device reliability is explored through the following specific goals: 1) develop an understanding of the dominant hot carrier degradation sources across temperature (25 K â 573 K); 2) develop a broad understanding of all potentially vulnerable regions of damage within a SiGe HBT using electrically measured data, and how these degradations can be captured in a modeling framework; and 3) design optimized SiGe HBTs that can potentially overcome some of these device-level limitations in reliability across temperature. Being able to simulate the electrical degradation of a complex circuit with SiGe HBTs swinging dynamically on the output plane using a universal physics-based aging model is invaluable for any circuit designer optimizing for high performance and reliability.Ph.D
Advances in Solid State Circuit Technologies
This book brings together contributions from experts in the fields to describe the current status of important topics in solid-state circuit technologies. It consists of 20 chapters which are grouped under the following categories: general information, circuits and devices, materials, and characterization techniques. These chapters have been written by renowned experts in the respective fields making this book valuable to the integrated circuits and materials science communities. It is intended for a diverse readership including electrical engineers and material scientists in the industry and academic institutions. Readers will be able to familiarize themselves with the latest technologies in the various fields
Recommended from our members
Two-Dimensional Electronic Materials and Devices: Opportunities and Challenges
The unprecedented growth of the Internet of Things (IoT) and the 4th Industrial Revolution (Industry 4.0) not only demands dimensional scaling of device technologies but also new types of applications beyond todayâs electronics. Two-dimensional (2D) materials, a group of layered crystals (such as graphene and MoS2) with unique properties, have emerged as promising candidates for IoT and Industry 4.0 since they can, not only extend the scaling with unprecedented performance and energy efficiency but also exhibit high potential for novel electronic devices. However, such nanomaterials suffer from significant challenges in process integration, especially in the modules that involves the formation of interfaces between 2D materials and conventional bulk materials. Thus, realizing high-performance energy-efficient 2D electronic devices has been challenging. This dissertation focuses on understanding the fundamental issues in such 2D materials (such as contacts, interfaces and doping) and in identifying applications uniquely enabled by these materials.First, a comprehensive treatment of metal contacts to 2D semiconductors, which has been a huge hurdle for 2D electronic technologies, will be presented. As a pioneering study, new interface physics originating from the unique dimensionality and surface properties have been revealed [1]. Solutions to minimize contact resistance are described though techniques of interface hybridization [2] and seamless contacts [3], [4]. These techniques transform 2D semiconductors from solely scientifically-interesting materials into high-performance field-effect transistor (FET) technologies, such as MoS2 FETs with record-low contact resistances [5], [6] and WSe2 FETs with record-high drive current and mobility [7]. Beyond metal interfaces, dielectric interface is crucial for preserving the carrier mobility in 2D channels, for which a solution enabled by buffer layers has been proposed [8]. On the other hand, the vertical van der Waals interfaces between 2D and 3D semiconductors, which retain the advantages of pristine ultra-thin 2D films as well as maximized tunneling area/field, have been studied and exploited into a novel beyond-silicon transistor technology â the first 2D channel tunnel FET (TFET) [9], which beat the fundamental limitation in the switching behavior of transistors. Recent results from the engineering of such 2D-3D semiconductor interfaces by surface reduction/passivation are described, showing a significant boost of drive current. While conventional diffusion/ion implantation methods are infeasible for 2D materials, two efficient doping techniques that are specific for 2D materials â surface doping [10], [11] and intercalation doping [12] are presented. The theoretical study of surface doping using ab-initio methods helped develop a novel doping scheme that uniquely exploits the Lewis-base like pedigree of 2D semiconductors without disturbing the structural integrity of the 2D atomic layer configuration [13], as well as a novel electrocatalyst based on MoS2 that achieved record high hydrogen evolution reaction (HER) performance [14]. On the other hand, intercalation doping has been employed to demonstrate graphene based transparent electrodes with the best combination of transmittance and sheet resistance [12], and also the first graphene interconnects with excellent performance, reliability and energy-efficiency [15], [16]. Moreover, by uniquely exploiting the high kinetic inductance and conductivity of intercalation doped graphene, a fundamentally different on-chip inductor has been demonstrated [17], [18], with both small form-factors and high inductance values, that were once thought unachievable in tandem. This 2D technique provides an attractive solution to the longstanding scaling problem of analog/radio-frequency electronics and opens up an unconventional pathway for the development of future ultra-compact wireless communication systems. Finally, a novel dissipative quantum transport methodology based on BĂŒttiker probes with band-to-band tunneling capability is developed for 2D FETs [19]. Subsequently, gate-induced-drain-leakage (GIDL), one of the main leakage mechanisms in FETs especially access transistors, is evaluated for the first time for 2D FETs. The results establish the advantages of certain 2D semiconductors in greatly reducing GIDL and thereby support use of such materials in future memory technologies.The dissertation concludes with a vision for how a smart life can be realized in the future by harnessing the capabilities of various 2D technologies in the era of IoT and Industry 4.0.[1] J. Kang, D. Sarkar, W. Liu, D. Jena, and K. Banerjee, âA computational study of metal-contacts to beyond-graphene 2D semiconductor materials,â in IEEE International Electron Devices Meeting, 2012, pp. 407â410.[2] J. Kang, W. Liu, D. Sarkar, D. Jena, and K. Banerjee, âComputational Study of Metal Contacts to Monolayer Transition-Metal Dichalcogenide Semiconductors,â Phys. Rev. X, vol. 4, no. 3, p. 31005, Jul. 2014.[3] J. Kang, D. Sarkar, Y. Khatami, and K. Banerjee, âProposal for all-graphene monolithic logic circuits,â Appl. Phys. Lett., vol. 103, no. 8, p. 83113, 2013.[4] A. Allain, J. Kang, K. Banerjee, and A. Kis, âElectrical contacts to two-dimensional semiconductors,â Nat. Mater., vol. 14, no. 12, pp. 1195â1205, 2015.[5] W. Liu et al., âHigh-performance few-layer-MoS2 field-effect-transistor with record low contact-resistance,â in IEEE International Electron Devices Meeting, 2013, pp. 499â502.[6] J. Kang, W. Liu, and K. Banerjee, âHigh-performance MoS2 transistors with low-resistance molybdenum contacts,â Appl. Phys. Lett., vol. 104, no. 9, p. 93106, Mar. 2014.[7] W. Liu, J. Kang, D. Sarkar, Y. Khatami, D. Jena, and K. Banerjee, âRole of metal contacts in designing high-performance monolayer n-type WSe2 field effect transistors.,â Nano Lett., vol. 13, no. 5, pp. 1983â90, May 2013.[8] J. Kang, W. Liu, and K. Banerjee, âComputational Study of Interfaces between 2D MoS2 and Surroundings,â in 45th IEEE Semiconductor Interface Specialists Conference, 2014.[9] D. Sarkar et al., âA subthermionic tunnel field-effect transistor with an atomically thin channel,â Nature, vol. 526, no. 7571, pp. 91â95, Sep. 2015.[10] Y. Khatami, W. Liu, J. Kang, and K. Banerjee, âProspects of graphene electrodes in photovoltaics,â in Proceedings of SPIE, 2013, vol. 8824, p. 88240Tâ88240Tâ6.[11] D. Sarkar et al., âFunctionalization of Transition Metal Dichalcogenides with Metallic Nanoparticles: Implications for Doping and Gas-Sensing,â Nano Lett., vol. 15, no. 5, pp. 2852â2862, May 2015.[12] W. Liu, J. Kang, and K. Banerjee, âCharacterization of FeCl3 intercalation doped CVD few-layer graphene,â IEEE Electron Device Lett., vol. 37, no. 9, pp. 1246â1249, Sep. 2016.[13] S. Lei et al., âSurface functionalization of two-dimensional metal chalcogenides by Lewis acidâbase chemistry,â Nat. Nanotechnol., vol. 11, no. 5, pp. 465â471, Feb. 2016.[14] J. Li, J. Kang, Q. Cai, W. Hong, C. Jian, and W. Liu, âBoosting Hydrogen Evolution Performance of MoS2 by Band Structure Engineering,â Adv. Mater. Interfaces, vol. 1700303, 2017.[15] J. Jiang et al., âIntercalation doped multilayer-graphene-nanoribbons for next-generation interconnects,â Nano Lett., vol. 17, no. 3, pp. 1482â1488, Mar. 2017.[16] J. Jiang, J. Kang, and K. Banerjee, âCharacterization of Self - Heating and Current - Carrying Capacity of Intercalation Doped Graphene - Nanoribbon Interconnects,â in IEEE International Reliability Physics Symposium, 2017, p. 6B.1.1-6B.1.6.[17] X. Li et al., âGraphene inductors for high-frequency applications - design, fabrication, characterization, and study of skin effect,â in IEEE International Electron Devices Meeting, 2014, p. 5.4.1-5.4.4.[18] J. Kang et al., under review.[19] J. Kang et al., under review
EUROSENSORS XVII : book of abstracts
Fundação Calouste Gulbenkien (FCG).Fundação para a CiĂȘncia e a Tecnologia (FCT)