12,276 research outputs found
Phase and amplitude pre-emphasis techniques for low-power serial links
A novel approach to equalization of high-speed serial links combines both amplitude pre-emphasis to correct for intersymbol interference and phase pre-emphasis to compensate for deterministic jitter, in particular, data-dependent jitter. Phase pre-emphasis augments the performance of low power transmitters in bandwidth-limited channels. The transmitter circuit is implemented in a 90-nm bulk CMOS process and reduces power consumption by pushing CMOS static logic to the output stage, a 4:1 output multiplexer. The received signal jitter over a cable is reduced from 16.15 ps to 10.29 ps with only phase pre-emphasis at the transmitter. The jitter is reduced by 3.6 ps over an FR-4 backplane interconnect. A transmitter without phase pre-emphasis consumes 18 mW of power at 6Gb/s and 600mVpp output swing, a power budget of 3mW/Gb/s, while a transmitter with phase pre-emphasis consumes 24mW, a budget of 4 mW/Gb/s
Low Power Processor Architectures and Contemporary Techniques for Power Optimization â A Review
The technological evolution has increased the number of transistors for a given die area significantly and increased the switching speed from few MHz to GHz range. Such inversely proportional decline in size and boost in performance consequently demands shrinking of supply voltage and effective power dissipation in chips with millions of transistors. This has triggered substantial amount of research in power reduction techniques into almost every aspect of the chip and particularly the processor cores contained in the chip. This paper presents an overview of techniques for achieving the power efficiency mainly at the processor core level but also visits related domains such as buses and memories. There are various processor parameters and features such as supply voltage, clock frequency, cache and pipelining which can be optimized to reduce the power consumption of the processor. This paper discusses various ways in which these parameters can be optimized. Also, emerging power efficient processor architectures are overviewed and research activities are discussed which should help reader identify how these factors in a processor contribute to power consumption. Some of these concepts have been already established whereas others are still active research areas. Š 2009 ACADEMY PUBLISHER
Recommended from our members
Chippe : a system for constraint driven behavioral synthesis
This report describes the Chippe system, gives some background previous work and describes several sample design runs of the system. Also presented are the sources of the design tradeoffs used by Chippe, and overview of the internal design model, and experiences using the system
Technologies for 3D Heterogeneous Integration
3D-Integration is a promising technology towards higher interconnect
densities and shorter wiring lengths between multiple chip stacks, thus
achieving a very high performance level combined with low power consumption.
This technology also offers the possibility to build up systems with high
complexity just by combining devices of different technologies. For ultra thin
silicon is the base of this integration technology, the fundamental processing
steps will be described, as well as appropriate handling concepts. Three main
concepts for 3D integration have been developed at IZM. The approach with the
greatest flexibility called Inter Chip Via - Solid Liquid Interdiffusion
(ICV-SLID) is introduced. This is a chip-to-wafer stacking technology which
combines the advantages of the Inter Chip Via (ICV) process and the
solid-liquid-interdiffusion technique (SLID) of copper and tin. The fully
modular ICV-SLID concept allows the formation of multiple device stacks. A test
chip was designed and the total process sequence of the ICV-SLID technology for
the realization of a three-layer chip-to-wafer stack was demonstrated. The
proposed wafer-level 3D integration concept has the potential for low cost
fabrication of multi-layer high-performance 3D-SoCs and is well suited as a
replacement for embedded technologies based on monolithic integration. To
address yield issues a wafer-level chip-scale handling is presented as well, to
select known-good dies and work on them with wafer-level process sequences
before joining them to integrated stacks.Comment: Submitted on behalf of EDA Publishing Association
(http://irevues.inist.fr/handle/2042/16838
Recommended from our members
Regulatory Challenges to European Electricity Liberalisation
Regulatory Challenges to European Electricity Liberalisatio
Towards Structural Testing of Superconductor Electronics
Many of the semiconductor technologies are already\ud
facing limitations while new-generation data and\ud
telecommunication systems are implemented. Although in\ud
its infancy, superconductor electronics (SCE) is capable of\ud
handling some of these high-end tasks. We have started a\ud
defect-oriented test methodology for SCE, so that reliable\ud
systems can be implemented in this technology. In this\ud
paper, the details of the study on the Rapid Single-Flux\ud
Quantum (RSFQ) process are presented. We present\ud
common defects in the SCE processes and corresponding\ud
test methodologies to detect them. The (measurement)\ud
results prove that we are able to detect possible random\ud
defects for statistical purposes in yield analysis. This\ud
paper also presents possible test methodologies for RSFQ\ud
circuits based on defect oriented testing (DOT)
Videoconferencing via satellite. Opening Congress to the people: Technical report
The feasibility of using satellite videoconferencing as a mechanism for informed dialogue between Congressmen and constituents to strengthen the legislative process was evaluated. Satellite videoconferencing was defined as a two-way interactive television with the TV signals transmitted by satellite. With videoconferencing, one or more Congressmen in Washington, D. C. can see, hear and talk with groups of citizens at distant locations around the country. Simultaneously, the citizens can see, hear and talk with the Congressmen
- âŚ