1,217 research outputs found
Modeling and Analysis of Noise and Interconnects for On-Chip Communication Link Design
This thesis considers modeling and analysis of noise and interconnects in onchip communication. Besides transistor count and speed, the capabilities of a modern design are often limited by on-chip communication links. These links typically consist of multiple interconnects that run parallel to each other for long distances between functional or memory blocks. Due to the scaling of technology, the interconnects have considerable electrical parasitics that affect their performance, power dissipation and signal integrity. Furthermore, because of electromagnetic coupling, the interconnects in the link need to be considered as an interacting group instead of as isolated signal paths. There is a need for accurate and computationally effective models in the early stages of the chip design process to assess or optimize issues affecting these interconnects. For this purpose, a set of analytical models is developed for on-chip data links in this thesis.
First, a model is proposed for modeling crosstalk and intersymbol interference. The model takes into account the effects of inductance, initial states and bit sequences. Intersymbol interference is shown to affect crosstalk voltage and propagation delay depending on bus throughput and the amount of inductance. Next, a model is proposed for the switching current of a coupled bus. The model is combined with an existing model to evaluate power supply noise. The model is then applied to reduce both functional crosstalk and power supply noise caused by a bus as a trade-off with time. The proposed reduction method is shown to be effective in reducing long-range crosstalk noise.
The effects of process variation on encoded signaling are then modeled. In encoded signaling, the input signals to a bus are encoded using additional signaling circuitry. The proposed model includes variation in both the signaling circuitry and in the wires to calculate the total delay variation of a bus. The model is applied to study level-encoded dual-rail and 1-of-4 signaling.
In addition to regular voltage-mode and encoded voltage-mode signaling, current-mode signaling is a promising technique for global communication. A model for energy dissipation in RLC current-mode signaling is proposed in the thesis. The energy is derived separately for the driver, wire and receiver termination.Siirretty Doriast
Spatial Multiplexing of QPSK Signals with a Single Radio: Antenna Design and Over-the-Air Experiments
The paper describes the implementation and performance analysis of the first
fully-operational beam-space MIMO antenna for the spatial multiplexing of two
QPSK streams. The antenna is composed of a planar three-port radiator with two
varactor diodes terminating the passive ports. Pattern reconfiguration is used
to encode the MIMO information onto orthogonal virtual basis patterns in the
far-field. A measurement campaign was conducted to compare the performance of
the beam-space MIMO system with a conventional 2-by-?2 MIMO system under
realistic propagation conditions. Propagation measurements were conducted for
both systems and the mutual information and symbol error rates were estimated
from Monte-Carlo simulations over the measured channel matrices. The results
show the beam-space MIMO system and the conventional MIMO system exhibit
similar finite-constellation capacity and error performance in NLOS scenarios
when there is sufficient scattering in the channel. In comparison, in LOS
channels, the capacity performance is observed to depend on the relative
polarization of the receiving antennas.Comment: 31 pages, 23 figure
Model Development and Assessment of the Gate Network in a High-Performance SiC Power Module
The main objective of this effort is to determine points of weakness in the gate network of a high-performance SiC power module and to offer remedies to these issues to increase the overall performance, robustness, and reliability of the technology. In order to accomplish this goal, a highly accurate model of the gate network is developed through three methods of parameter extraction: calculation, simulation, and measurement. A SPICE model of the gate network is developed to analyze four electrical issues in a high-speed, SiC-based power module including the necessary internal gate resistance for damping under-voltage and over-voltage transients, the disparity in switching loss between paralleled devices due to propagation delay, a high-frequency oscillatory behavior on gate voltage due to die-to-die interactions, and current equalization in the kelvin-source signal path. In addition, the analysis of parameter variance between paralleled MOSFETs and the effects of mismatched threshold voltage and on-state resistance on switching loss and junction temperature are investigated. Finally, three Miller Clamp topologies are simulated and assessed for effectiveness culminating in a solution for parasitic turn-on in high dv/dt systems such as those utilizing high-performance SiC power modules
Maximum power point tracking converter based on the open-circuit voltage method for thermoelectric generators
Thermoelectric generators (TEGs) convert heat energy into electricity in a quantity dependant on the temperature difference across them and the electrical load applied. It is critical to track the optimum electrical operating point through the use of power electronic converters controlled by a Maximum Power Point Tracking (MPPT) algorithm. The MPPT method based on the opencircuit voltage is arguably the most suitable for the linear electrical characteristic of TEGs. This paper presents an innovative way to perform the open-circuit voltage measure during the pseudo-normal operation of the interfacing power electronic converter. The proposed MPPT technique is supported by theoretical analysis and used to control a synchronous buck-boost converter. The prototype MPPT converter is controlled by an inexpensive microcontroller, and a lead-acid battery is used to accumulate the harvested energy. Experimental results using commercial TEG devices prove that the converter accurately tracks the maximum power point during thermal transients. Precise measurements in steady state show that the converter finds the maximum power point with a tracking efficiency of 99.85%
Modelling and analysis of crosstalk in scaled CMOS interconnects
The development of a general coupled RLC interconnect model for simulating scaled bus structures m VLSI is presented. Several different methods for extracting submicron resistance, inductance and capacitance parameters are documented. Realistic scaling dimensions for deep submicron design rules are derived and used within the model. Deep submicron HSPICE device models are derived through the use of constant-voltage scaling theory on existing 0.75µm and 1.0µm models to create accurate interconnect bus drivers. This complete model is then used to analyse crosstalk noise and delay effects on multiple scaling levels to determine the dependence of crosstalk on scaling level. Using this data, layout techniques and processing methods are suggested to reduce crosstalk in system
Recommended from our members
Circuits and architectures for the implementation of broadband channelizers
Broadband spectrum channelizers sub-divide a broadband input spectrum into multiple sub-bands, where each of the sub-bands is down-converted and further processed at baseband. These designs can help to relax baseband design specifications. For example, baseband analog-to-digital converters (ADCs) that process the sub-bands at the channelizer output see only a part of the incident spectrum. The sampling frequency, and potentially the dynamic range of each sub-band ADC can thus be relaxed, compared to the case where a single ADC is used to digitize the full spectrum.
Spectrum channelizers can be used for multiple applications. These designs can be used as general-purpose hybrid frequency-and-time domain ADCs. The designs can also be employed for spectrum analysis, as well as for wireless communication applications.
In this dissertation, two circuit techniques for the implementation of broadband channelizers are proposed. A frequency-translational feedback-based interference canceler for attenuating large interferers at the output of the front-end low-noise amplifier (LNA) of a channelizer is shown. The design uses harmonic rejection mixers (HRMs) with embedded frequency synthesis capability. While channelizers reduce the bandwidth and potentially the dynamic range of the baseband ADCs, the analog signal paths in the channelizer can be broadband. Consequently the dynamic range required of the analog section of a sub-band path can still be limited by the presence of large signals in other, potentially distant parts of the spectrum. The demonstrated design is useful for relaxing the dynamic range requirement of the analog section that follows the front-end LNA in a channelizer. Reduction of the harmonic response and the frequency synthesizer tuning-range is also achieved in this design.
Second, a two-stage HRM is proposed which shares the same bias current between the RF and baseband stages, thus reducing the power consumption. Issues arising from bias-current sharing, such as the 1/f noise of the RF stage and potential degradation of the 2nd harmonic response are identified, and circuit techniques are introduced to mitigate these potential degradation mechanisms.Electrical and Computer Engineerin
Power efficient, event driven data acquisition and processing using asynchronous techniques
PhD ThesisData acquisition systems used in remote environmental monitoring equipment and biological
sensor nodes rely on limited energy supply soured from either energy harvesters or battery to
perform their functions. Among the building blocks of these systems are power hungry Analogue
to Digital Converters and Digital Signal Processors which acquire and process samples
at predetermined rates regardless of the monitored signal’s behavior. In this work we investigate
power efficient event driven data acquisition and processing techniques by implementing
an asynchronous ADC and an event driven power gated Finite Impulse Response (FIR) filter.
We present an event driven single slope ADC capable of generating asynchronous digital samples
based on the input signal’s rate of change. It utilizes a rate of change detection circuit
known as the slope detector to determine at what point the input signal is to be sampled. After
a sample has been obtained it’s absolute voltage value is time encoded and passed on to a Time
to Digital Converter (TDC) as part of a pulse stream. The resulting digital samples generated
by the TDC are produced at a rate that exhibits the same rate of change profile as that of the
input signal. The ADC is realized in 0.35mm CMOS process, covers a silicon area of 340mm
by 218mm and consumes power based on the input signal’s frequency.
The samples from the ADC are asynchronous in nature and exhibit random time periods between
adjacent samples. In order to process such asynchronous samples we present a FIR filter that is
able to successfully operate on the samples and produce the desired result. The filter also poses
the ability to turn itself off in-between samples that have longer sample periods in effect saving
power in the process
- …