834 research outputs found
HFinFET: A Scalable, High Performance, Low Leakage Hybrid N-Channel FET
In this letter we propose the design and simulation study of a novel
transistor, called HFinFET, which is a hybrid of a HEMT and a FinFET, to obtain
excellent performance and good off state control. Followed by the description
of the design, 3D device simulation has been performed to predict the
characteristics of the device. The device has been benchmarked against
published state of the art HEMT as well as planar and non-planar Si NMOSFET
data of comparable gate length using standard benchmarking techniques.Comment: 3 pages, 4 figure
THEORETICAL STUDY OF ADVANCED FIELD-EFFECT TRANSISTORS BASED ON ALTERNATIVE CHANNEL MATERIALS FOR SUPPLY VOLTAGE REDUCTION
Ph.DDOCTOR OF PHILOSOPH
Development of a fully-depleted thin-body FinFET process
The goal of this work is to develop the processes needed for the demonstration of a fully-depleted (FD) thin-body fin field effect transistor (FinFET). Recognized by the 2003 International Technology Roadmap for Semiconductors as an emerging non-classical CMOS technology, FinFETs exhibit high drive current, reduced short-channel effects, an extreme scalability to deep submicron regimes. The approach used in this study will build on previous FinFET research, along with new concepts and technologies. The critical aspects of this research are: (1) thin body creation using spacer etchmasks and oxidation/etchback schemes, (2) use of an oxynitride gate dielectric, (3) silicon crystal orientation effect evaluation, and (4) creation of fully-depleted FinFET devices of submicron gate length on Silicon-on-Insulator (SOI) substrates. The developed process yielded functional FinFETs of both thin body and wide body variety. Electrical tests were employed to describe device behaviour, including their subthreshold characteristics, standard operation, effects of gate misalignment on device performance, and impact of crystal orientation on device drive current. The process is shown to have potential for deep submicron regimes of fin width and gate length, and provides a good foundation for further research of FinFETs and similar technologies at RIT
Recommended from our members
Diamond power devices: state of the art, modelling, figures of merit and future perspective
Abstract: With its remarkable electro-thermal properties such as the highest known thermal conductivity (~22 W cm−1∙K−1 at RT of any material, high hole mobility (>2000 cm2 V−1 s−1), high critical electric field (>10 MV cm−1), and large band gap (5.47 eV), diamond has overwhelming advantages over silicon and other wide bandgap semiconductors (WBGs) for ultra-high-voltage and high-temperature (HT) applications (>3 kV and >450 K, respectively). However, despite their tremendous potential, fabricated devices based on this material have not yet delivered the expected high performance. The main reason behind this is the absence of shallow donor and acceptor species. The second reason is the lack of consistent physical models and design approaches specific to diamond-based devices that could significantly accelerate their development. The third reason is that the best performances of diamond devices are expected only when the highest electric field in reverse bias can be achieved, something that has not been widely obtained yet. In this context, HT operation and unique device structures based on the two-dimensional hole gas (2DHG) formation represent two alternatives that could alleviate the issue of the incomplete ionization of dopant species. Nevertheless, ultra-HT operations and device parallelization could result in severe thermal management issues and affect the overall stability and long-term reliability. In addition, problems connected to the reproducibility and long-term stability of 2DHG-based devices still need to be resolved. This review paper aims at addressing these issues by providing the power device research community with a detailed set of physical models, device designs and challenges associated with all the aspects of the diamond power device value chain, from the definition of figures of merit, the material growth and processing conditions, to packaging solutions and targeted applications. Finally, the paper will conclude with suggestions on how to design power converters with diamond devices and will provide the roadmap of diamond device development for power electronics
縦型ボディチャネルMOS Field-Effect Transistorを用いたマイクロプロセッサ向け高効率・高集積DC-DCコンバータとそのパワーマネジメントに関する研究
Tohoku University遠藤哲郎課
Electrodeposited Ni/Ge and germanide schottky barriers for nanoelectronics applications
In recent years metal/semiconductor Schottky barriers have found numerous applications in nanoelectronics. The work presented in this thesis focuses on the improvement of a few of the relevant devices using electrodeposition of metal on Ge for Schottky barrier fabrication. This low energy metallisation technique offers numerous advantages over the physical vapour deposition techniques. Electrical characteristics of the grown diodes show a high quality rectifying behaviour with extremely low leakage currents even on highly doped Ge. A non-Arrhenius behaviour of the temperature dependence is observed for the grown Ni/Ge diodes on lowly doped Ge that is explained by a spatial variation of the barrier heights. The inhomogeneity of the barrier hights is explained in line with an intrinsic surface states model for Ge. The understanding of the intrinsic surface states will help to create ohmic contacts for doped n-MOSFETs. NiGe were formed single phase by annealing. Results reveal that by using these high-quality germanide Schottky barriers as the source/drain, the subthreshold leakage currents of a Schottky barrier MOSFET could be minimised, in particular, due to the very low drain/body junction leakage current exhibited by the electrodeposited diodes. The Ni/Ge diodes on highly doped Ge show negative differential conductance at low temperature. This effect is attributed to the intervalley electron transfer in Ge conduction band to a low mobility valley. The results show experimentally that Schottky junctions could be used for hot electron injection in transferred-electron devices. A vertical Co/Ni/Si structure has been fabricated for spin injection and detection in Si. It is shown that the system functions electrically well although no magnetoresistance indicative of spin injection was observed
Vertical III-V Nanowire Transistors for Low-Power Logic and Reconfigurable Applications
With rapid increase in energy consumption of electronics used in our daily life, the building blocks — transistors — need to work in a way that has high energy efficiency and functional density to meet the demand of further scaling. III-V channel combined with vertical nanowire gate-all-around (GAA) device architecture is a promising alternative to conventional Si transistors due to its excellent electrical properties in the channel and electrostatic control across the gate oxide in addition to reduced footprint. Based on this platform, two major objectives of this thesis are included: 1) to improve the performance of III-V p-type metal-oxide-semiconductor field-effect transistors (MOSFETs) and tunnel FETs (TFETs) for low-power digital applications; 2) to integrate HfO2-based ferroelectric gate onto III-V FETs (FeFETs) and TFETs (ferro-TFETs) to enable reconfigurable operation for high functional density.The key bottleneck for all-III-V CMOS is its p-type MOSFETs (p-FETs) which are mainly made of GaSb or InGaSb. Rich surface states of III-Sb materials not only lead to decreased effective channel mobility due to more scattering, but also deteriorate the electrostatics. In this thesis, several approaches to improve p-FET performance have been explored. One strategy is to enhance the hole mobility by introducing compressive strain into III-Sb channel. For the first time, a high and uniform compressive strain near 1% along the transport direction has been achieved in downscaled GaSb nanowires by growing and engineering GaSb-GaAsSb core-shell structure, aiming for potential hole mobility enhancement. In addition, surface passivation using digital etch has been developed to improve the electrostatics with subthreshold swing (SS) down to 107 mV/dec. Moreover, the on-state performance including on-current (Ion) and transconductance (gm) have been enhanced by ∼50% using annealing with H2-based forming gas. Lastly, a novel p-FET structure with (In)GaAsSb channel has been developed and further improved off-state performance with SS = 71 mV/dec, which is the lowest value among all reported III-V p-FETs.Despite subthermionic operation, TFETs usually suffer from low drive current as well as the current operating below 60 mV/dec (I60). The second focus of this thesis is to fine-tune the InAs/(In)GaAsSb heterostructure tunnel junction and the doping in the source segment during epitaxy. As a result, a substantially increased I60 (>1 µA/µm) and Ion up to 40 µA/µm at source-drain bias of 0.5 V have been achieved, reaching a record compared to other reported TFETs.Finally, emerging ferroelectric oxide based on Zr-doped HfO2 (HZO) has been successfully integrated onto III-V vertical nanowire transistors to form FeFETs and ferro-TFETs with GAA architecture. The corresponding electrical performance and reliability have been carefully characterized with both DC and pulsed I-V measurements. The unique band-to-band tunneling in InAs/(In)GaAsSb/GaSb heterostructure TFET creates an ultrashort effective channel, leading to detection of localized potential variation induced by single domains and defects in nanoscale ferroelectric HZO without physical gate-length scaling. By introducing gate/source overlap structure in the ferro-TFET, non-volatile reconfigurable signal modulation with multiple modes including signal transmission, phase shift, frequency doubling, and mixing has been achieved in a single device with low drive voltage and only ∼0.01 µm2 footprint, thus increasing both functional density andenergy efficiency
Analytical Modelling Of Breakdown Effect In Graphene Nanoribbon Field Effect Transistor
Since 2004, graphene as transistor channel has drawn huge amount of attention due to its extraordinary scalability and high carrier mobility. In order to open required bandgap, its nanoribbon form is used in transistors. Breakdown effect modelling of the graphene nanoribbon field effect transistors (GNRFET) is needed to investigate the limits on operating voltage of the transistor. However, until now there is no study in analytical approach and modelling of the breakdown voltage (BV) effects on the graphene-based transistors. Thus, in this project, semi-analytical models for lateral electric field, length of velocity saturation region (LVSR), ionization coefficient (α), and breakdown voltage (BV) of single- and double-gate graphene nanoribbon field effect transistors (GNRFET) are proposed. As the methodology, the application of Gauss’s law at drain and source regions is employed in order to derive surface potential and lateral electric field equations. Then, LVSR is calculated as a solution of surface potential at saturation condition. The ionization coefficient is modelled and calculated by deriving equations for probability of collisions in ballistic and drift modes based on lucky drift theory of ionization. Then the threshold energy of ionization is computed using simulation and an empirical equation is derived semi-analytically. Finally avalanche breakdown condition is employed to calculate the lateral BV. As a result of this research, simple analytical and semi-analytical models are proposed for the LVSR,α, and BV, which could be used in design and optimization of semiconductor devices and sensors
Recommended from our members
Quantum corrected full-band semiclassical Monte Carlo simulation research of charge transport in Si, stressed-Si, and SiGe MOSFETs
This Ph.D. research is centered around a full-band Monte Carlo device simulator
(“Monte Carlo at the University of Texas”, MCUT) with quantum corrections
(based on one-dimensional Schrödinger equation solver). The code itself was
based on a solid infrastructure of a Monte Carlo simulator, “MoCa” from the
University of Illinois at Urbana-Champaign. To that there were added new
methods and features during my Ph.D. program, including strained band
structures, alternative (to conventional 100 ) surface orientations, full-band
scattering mechanisms, and valley-dependent quantum correction. These
features enable “MCUT” to be used to model various strained and/or alloyed
silicon MOSFETs, as well as the MOSFETs composed of alternative materials
such as Ge, in sub-100 nm regime. Monte Carlo simulation, itself, handles short
channel effects and hot carriers in ultra small device well; full-band structure
replaces the inaccurate and unknown (for new/strained materials) analytical
formulae; and the quantum corrections approximate quantum-confinement effects
on device performance. The goal is to understand and predict the device
behavior of the so called “non-classical” CMOS ― beyond bulk Si based
CMOS ― in the sub-100 nm regime.Electrical and Computer Engineerin
Sub-10nm Transistors for Low Power Computing: Tunnel FETs and Negative Capacitance FETs
One of the major roadblocks in the continued scaling of standard CMOS technology is its alarmingly high leakage power consumption. Although circuit and system level methods can be employed to reduce power, the fundamental limit in the overall energy efficiency of a system is still rooted in the MOSFET operating principle: an injection of thermally distributed carriers, which does not allow subthreshold swing (SS) lower than 60mV/dec at room temperature. Recently, a new class of steep-slope devices like Tunnel FETs (TFETs) and Negative-Capacitance FETs (NCFETs) have garnered intense interest due to their ability to surpass the 60mV/dec limit on SS at room temperature. The focus of this research is on the simulation and design of TFETs and NCFETs for ultra-low power logic and memory applications. Using full band quantum mechanical model within the Non-Equilibrium Greens Function (NEGF) formalism, source-underlapping has been proposed as an effective technique to lower the SS in GaSb-InAs TFETs. Band-tail states, associated with heavy source doping, are shown to significantly degrade the SS in TFETs from their ideal value. To solve this problem, undoped source GaSb-InAs TFET in an i-i-n configuration is proposed. A detailed circuit-to-system level evaluation is performed to investigate the circuit level metrics of the proposed devices. To demonstrate their potential in a memory application, a 4T gain cell (GC) is proposed, which utilizes the low-leakage and enhanced drain capacitance of TFETs to realize a robust and long retention time GC embedded-DRAMs. The device/circuit/system level evaluation of proposed TFETs demonstrates their potential for low power digital applications. The second part of the thesis focuses on the design space exploration of hysteresis-free Negative Capacitance FETs (NCFETs). A cross-architecture analysis using HfZrOx ferroelectric (FE-HZO) integrated on bulk MOSFET, fully-depleted SOI-FETs, and sub-10nm FinFETs shows that FDSOI and FinFET configurations greatly benefit the NCFET performance due to their undoped body and improved gate-control which enables better capacitance matching with the ferroelectric. A low voltage NC-FinFET operating down to 0.25V is predicted using ultra-thin 3nm FE-HZO. Next, we propose one-transistor ferroelectric NOR type (Fe-NOR) non-volatile memory based on HfZrOx ferroelectric FETs (FeFETs). The enhanced drain-channel coupling in ultrashort channel FeFETs is utilized to dynamically modulate memory window of storage cells thereby resulting in simple erase-, program-and read-operations. The simulation analysis predicts sub-1V program/erase voltages in the proposed Fe-NOR memory array and therefore presents a significantly lower power alternative to conventional FeRAM and NOR flash memories
- …