CORE
🇺🇦Â
 make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
1 research outputs found
Redesigning pipeline when architecting STT-RAM as registers in rad-hard environment
Author
Apalkov
Burger
+23Â more
Canal
Chabi
Chen
Chen
Chi
Dong
Goswami
Hosomi
Huang
Hughes
Lakys
Li
Lou
Prihozhy
Quinn
Shen
Snchez-Macin
Tsiligiannis
Wang
Wang
Xue
Zhang
Zhou
Publication venue
'Elsevier BV'
Publication date
Field of study
No full text