2,903 research outputs found
Tagged repair techniques for defect tolerance in hybrid nano/CMOS architecture
We propose two new repair techniques for hybrid nano/CMOS computing architecture with lookup table based Boolean logic. Our proposed techniques use tagging mechanism to provide high level of defect tolerance and we present theoretical equations to predict the repair capability including an estimate of the repair cost. The repair techniques are efficient in utilization of spare units and capable of targeting upto 20% defect rates, which is higher than recently reported repair techniques
Fault-tolerant sub-lithographic design with rollback recovery
Shrinking feature sizes and energy levels coupled with high clock rates and decreasing node capacitance lead us into a regime where transient errors in logic cannot be ignored. Consequently, several recent studies have focused on feed-forward spatial redundancy techniques to combat these high transient fault rates. To complement these studies, we analyze fine-grained rollback techniques and show that they can offer lower spatial redundancy factors with no significant impact on system performance for fault rates up to one fault per device per ten million cycles of operation (Pf = 10^-7) in systems with 10^12 susceptible devices. Further, we concretely demonstrate these claims on nanowire-based programmable logic arrays. Despite expensive rollback buffers and general-purpose, conservative analysis, we show the area overhead factor of our technique is roughly an order of magnitude lower than a gate level feed-forward redundancy scheme
Towards a Holistic CAD Platform for Nanotechnologies
Silicon-based CMOS technologies are predicted to reach their ultimate limits
by the middle of the next decade. Research on nanotechnologies is actively
conducted, in a world-wide effort to develop new technologies able to maintain
the Moore's law. They promise revolutionizing the computing systems by
integrating tremendous numbers of devices at low cost. These trends will have a
profound impact on the architectures of computing systems and will require a
new paradigm of CAD. The paper presents a work in progress on this direction.
It is aimed at fitting requirements and constraints of nanotechnologies, in an
effort to achieve efficient use of the huge computing power promised by them.
To achieve this goal we are developing CAD tools able to exploit efficiently
these huge computing capabilities promised by nanotechnologies in the domain of
simulation of complex systems composed by huge numbers of relatively simple
elements.Comment: Submitted on behalf of TIMA Editions
(http://irevues.inist.fr/tima-editions
- …