16,012 research outputs found
Reconfigurable Reflectarrays and Array Lenses for Dynamic Antenna Beam Control: A Review
Advances in reflectarrays and array lenses with electronic beam-forming
capabilities are enabling a host of new possibilities for these
high-performance, low-cost antenna architectures. This paper reviews enabling
technologies and topologies of reconfigurable reflectarray and array lens
designs, and surveys a range of experimental implementations and achievements
that have been made in this area in recent years. The paper describes the
fundamental design approaches employed in realizing reconfigurable designs, and
explores advanced capabilities of these nascent architectures, such as
multi-band operation, polarization manipulation, frequency agility, and
amplification. Finally, the paper concludes by discussing future challenges and
possibilities for these antennas.Comment: 16 pages, 12 figure
A FPGA-Based Reconfigurable Software Architecture for Highly Dependable Systems
Nowadays, systems-on-chip are commonly equipped with reconfigurable hardware. The use of hybrid architectures based on a mixture of general purpose processors and reconfigurable components has gained importance across the scientific community allowing a significant improvement of computational performance. Along with the demand for performance, the great sensitivity of reconfigurable hardware devices to physical defects lead to the request of highly dependable and fault tolerant systems. This paper proposes an FPGA-based reconfigurable software architecture able to abstract the underlying hardware platform giving an homogeneous view of it. The abstraction mechanism is used to implement fault tolerance mechanisms with a minimum impact on the system performanc
The Chameleon Architecture for Streaming DSP Applications
We focus on architectures for streaming DSP applications such as wireless baseband processing and image processing. We aim at a single generic architecture that is capable of dealing with different DSP applications. This architecture has to be energy efficient and fault tolerant. We introduce a heterogeneous tiled architecture and present the details of a domain-specific reconfigurable tile processor called Montium. This reconfigurable processor has a small footprint (1.8 mm in a 130 nm process), is power efficient and exploits the locality of reference principle. Reconfiguring the device is very fast, for example, loading the coefficients for a 200 tap FIR filter is done within 80 clock cycles. The tiles on the tiled architecture are connected to a Network-on-Chip (NoC) via a network interface (NI). Two NoCs have been developed: a packet-switched and a circuit-switched version. Both provide two types of services: guaranteed throughput (GT) and best effort (BE). For both NoCs estimates of power consumption are presented. The NI synchronizes data transfers, configures and starts/stops the tile processor. For dynamically mapping applications onto the tiled architecture, we introduce a run-time mapping tool
- …