571 research outputs found
Design and debugging of multi-step analog to digital converters
With the fast advancement of CMOS fabrication technology, more and more signal-processing functions are implemented in the digital domain for a lower cost, lower power consumption, higher yield, and higher re-configurability. The trend of increasing integration level for integrated circuits has forced the A/D converter interface to reside on the same silicon in complex mixed-signal ICs containing mostly digital blocks for DSP and control. However, specifications of the converters in various applications emphasize high dynamic range and low spurious spectral performance. It is nontrivial to achieve this level of linearity in a monolithic environment where post-fabrication component trimming or calibration is cumbersome to implement for certain applications or/and for cost and manufacturability reasons. Additionally, as CMOS integrated circuits are accomplishing unprecedented integration levels, potential problems associated with device scaling – the short-channel effects – are also looming large as technology strides into the deep-submicron regime. The A/D conversion process involves sampling the applied analog input signal and quantizing it to its digital representation by comparing it to reference voltages before further signal processing in subsequent digital systems. Depending on how these functions are combined, different A/D converter architectures can be implemented with different requirements on each function. Practical realizations show the trend that to a first order, converter power is directly proportional to sampling rate. However, power dissipation required becomes nonlinear as the speed capabilities of a process technology are pushed to the limit. Pipeline and two-step/multi-step converters tend to be the most efficient at achieving a given resolution and sampling rate specification. This thesis is in a sense unique work as it covers the whole spectrum of design, test, debugging and calibration of multi-step A/D converters; it incorporates development of circuit techniques and algorithms to enhance the resolution and attainable sample rate of an A/D converter and to enhance testing and debugging potential to detect errors dynamically, to isolate and confine faults, and to recover and compensate for the errors continuously. The power proficiency for high resolution of multi-step converter by combining parallelism and calibration and exploiting low-voltage circuit techniques is demonstrated with a 1.8 V, 12-bit, 80 MS/s, 100 mW analog to-digital converter fabricated in five-metal layers 0.18-µm CMOS process. Lower power supply voltages significantly reduce noise margins and increase variations in process, device and design parameters. Consequently, it is steadily more difficult to control the fabrication process precisely enough to maintain uniformity. Microscopic particles present in the manufacturing environment and slight variations in the parameters of manufacturing steps can all lead to the geometrical and electrical properties of an IC to deviate from those generated at the end of the design process. Those defects can cause various types of malfunctioning, depending on the IC topology and the nature of the defect. To relive the burden placed on IC design and manufacturing originated with ever-increasing costs associated with testing and debugging of complex mixed-signal electronic systems, several circuit techniques and algorithms are developed and incorporated in proposed ATPG, DfT and BIST methodologies. Process variation cannot be solved by improving manufacturing tolerances; variability must be reduced by new device technology or managed by design in order for scaling to continue. Similarly, within-die performance variation also imposes new challenges for test methods. With the use of dedicated sensors, which exploit knowledge of the circuit structure and the specific defect mechanisms, the method described in this thesis facilitates early and fast identification of excessive process parameter variation effects. The expectation-maximization algorithm makes the estimation problem more tractable and also yields good estimates of the parameters for small sample sizes. To allow the test guidance with the information obtained through monitoring process variations implemented adjusted support vector machine classifier simultaneously minimize the empirical classification error and maximize the geometric margin. On a positive note, the use of digital enhancing calibration techniques reduces the need for expensive technologies with special fabrication steps. Indeed, the extra cost of digital processing is normally affordable as the use of submicron mixed signal technologies allows for efficient usage of silicon area even for relatively complex algorithms. Employed adaptive filtering algorithm for error estimation offers the small number of operations per iteration and does not require correlation function calculation nor matrix inversions. The presented foreground calibration algorithm does not need any dedicated test signal and does not require a part of the conversion time. It works continuously and with every signal applied to the A/D converter. The feasibility of the method for on-line and off-line debugging and calibration has been verified by experimental measurements from the silicon prototype fabricated in standard single poly, six metal 0.09-µm CMOS process
Electronic Pre-Compensation of Intra-Channel Nonlinearity in a 10Gb/s Optical Transmission System
We introduce several new algorithms for compensating intra channel
nonlinearities in lightwave systems through electronic
predistortion. These were optimized and modeled assuming realistic
conditions at Nortel and were found to be insensitive to normal
environmental and design fluctuations in commercial systems. We
also present an upper bound on system performance that agrees well
with measured results
Contribution to dimensionality reduction of digital predistorter behavioral models for RF power amplifier linearization
The power efficiency and linearity of radio frequency (RF) power amplifiers (PAs) are critical in wireless communication systems. The main scope of PA designers is to build the RF PAs capable to maintain high efficiency and linearity figures simultaneously. However, these figures are inherently conflicted to each other and system-level solutions based on linearization techniques are required.
Digital predistortion (DPD) linearization has become the most widely used solution to mitigate the efficiency versus linearity trade-off. The dimensionality of the DPD model depends on the complexity of the system. It increases significantly in high efficient amplification architectures when considering current wideband and spectrally efficient technologies. Overparametrization may lead to an ill-conditioned least squares (LS) estimation of the DPD coefficients, which is usually solved by employing regularization techniques. However, in order to both reduce the computational complexity and avoid ill-conditioning problems derived from overparametrization, several efforts have been dedicated to investigate dimensionality reduction techniques to reduce the order of the DPD model.
This dissertation contributes to the dimensionality reduction of DPD linearizers for RF PAs with emphasis on the identification and adaptation subsystem. In particular, several dynamic model order reduction approaches based on feature extraction techniques are proposed. Thus, the minimum number of relevant DPD coefficients are dynamically selected and estimated in the DPD adaptation subsystem. The number of DPD coefficients is reduced, ensuring a well-conditioned LS estimation while demanding minimum hardware resources. The presented dynamic linearization approaches are evaluated and compared through experimental validation with an envelope tracking PA and a class-J PA The experimental results show similar linearization performance than the conventional LS solution but at lower computational cost.La eficiencia energetica y la linealidad de los amplificadores de potencia (PA) de radiofrecuencia (RF) son fundamentales en los sistemas de comunicacion inalambrica. El principal objetivo a alcanzar en el diserio de amplificadores de radiofrecuencia es lograr simultaneamente elevadas cifras de eficiencia y de linealidad. Sin embargo, estas cifras estan inherentemente en conflicto entre si, y se requieren soluciones a nivel de sistema basadas en tecnicas de linealizacion. La linealizacion mediante predistorsion digital (DPD) se ha convertido en la solucion mas utilizada para mitigar el compromise entre eficiencia y linealidad. La dimension del modelo del predistorsionador DPD depende de la complejidad del sistema, y aumenta significativamente en las arquitecturas de amplificacion de alta eficiencia cuando se consideran los actuales anchos de banda y las tecnologfas espectralmente eficientes. El exceso de parametrizacion puede conducir a una estimacion de los coeficientes DPD, mediante minimos cuadrados (LS), mal condicionada, lo cual generalmente se resuelve empleando tecnicas de regularizacion. Sin embargo, con el fin de reducir la complejidad computacional y evitar dichos problemas de mal acondicionamiento derivados de la sobreparametrizacion, se han dedicado varies esfuerzos para investigar tecnicas de reduccion de dimensionalidad que permitan reducir el orden del modelo del DPD. Esta tesis doctoral contribuye a aportar soluciones para la reduccion de la dimension de los linealizadores DPD para RF PA, centrandose en el subsistema de identificacion y adaptacion. En concrete, se proponen varies enfoques de reduccion de orden del modelo dinamico, basados en tecnicas de extraccion de caracteristicas. El numero minimo de coeficientes DPD relevantes se seleccionan y estiman dinamicamente en el subsistema de adaptacion del DPD, y de este modo la cantidad de coeficientes DPD se reduce, lo cual ademas garantiza una estimacion de LS bien condicionada al tiempo que exige menos recursos de hardware. Las propuestas de linealizacion dinamica presentados en esta tesis se evaluan y comparan mediante validacion experimental con un PA de seguimiento de envolvente y un PA tipo clase J. Los resultados experimentales muestran unos resultados de linealizacion de los PA similares a los obtenidos cuando se em plea la solucion LS convencional, pero con un coste computacional mas reducido.Postprint (published version
Fractional order chaotic systems and their electronic design
"Con el desarrollo del cálculo fraccionario y la teorÃa del caos, los sistemas caóticos de orden fraccionario se han convertido en una forma útil de evaluar las caracterÃsticas de los sistemas dinámicos. En esta dirección, esta tesis es principalmente relacionada, es decir, en el estudio de sistemas caóticos de orden fraccionario, basado en sistemas disipativos de inestables, un sistema disipativo de inestable de orden fraccionario es propuesto. Algunas propiedades dinámicas como puntos de equilibrio, exponentes de Lyapunov, diagramas de bifurcación y comportamientos dinámicos caóticos del sistema caótico de orden fraccionario son estudiados. Los resultados obtenidos muestran claramente que el sistema discutido presenta un comportamiento caótico. Por medio de considerar la teorÃa del cálculo fraccionario y simulaciones numéricas, se muestra que el comportamiento caótico existe
en el sistema de tres ecuaciones diferenciales de orden fraccionario acopladas,
con un orden menor a tres. Estos resultados son validados por la existencia de un exponente positivo de Lyapunov, además de algunos diagramas de fase. Por otra parte, la presencia de caos es también verificada obteniendo la herradura topológica. Dicha prueba topológica garantiza la generaci´n de caos en el sistema de orden fraccionario propuesto. En orden de verificar la efectividad del sistema propuesto, un circuito electrónico es diseñado con el fin de sintetizar el sistema caótico de orden fraccionario.""With the development of fractional order calculus and chaos theory, the fractional order chaotic systems have become a useful way to evaluate characteristics of dynamical systems and forecast the trend of complex systems. In this direction, this thesis is primarily concerned with the study of fractional order chaotic systems, based on an unstable dissipative system (UDS), a fractional order unstable dissipative system (FOUDS) is proposed. Dynamical properties, such as equilibrium points, Lyapunov exponents, bifurcation diagrams and phase diagrams of the fractional order chaotic system are studied. The obtained results shown that the fractional order unstable dissipative system has a chaotic behavior. By utilizing the fractional calculus theory and computer simulations, it is found that chaos exists in the fractional order three dimensional system with order less than three. The lowest order to yield chaos in this system is 2.4. The results are validated by the existence of one positive Lyapunov exponent, phase diagrams; Besides, the presence of chaos is also verified obtaining the topological horseshoe. That topological proof guarantees the chaos generation in the proposed fractional order unstable dissipative system. In order to verify the effectiveness of the proposed system, an electronic circuit is designed with the purpose of synthesize the fractional order chaotic system, the fractional order integral is realized with electronic circuit utilizing the synthesis of a fractance circuit. The realization has been done via synthesis as passive RC circuits connected to an operational amplifier. The continuos fractional expansion have been utilized on fractional integration transfer function which has been approximated to integer order rational transfer function considering the Charef Method. The analogue electronics circuits have been
simulated using HSPICE.
High Efficiency and High Sensitivity Wireless Power Transfer and Wireless Power Harvesting Systems.
In this dissertation, several approaches to improve the efficiency and sensitivity of wireless power transfer and wireless power harvesting systems, and to enhance their performance in fluctuant and unpredictable circumstances are described.
Firstly, a nonlinear resonance circuit described by second-order differential equation with cubic-order nonlinearities (the Duffing equation) is developed. The Duffing nonlinear resonance circuit has significantly wider bandwidth as compared to conventional linear resonators, while achieving a similar level of amplitude. The Duffing resonator is successfully applied to the design of WPT systems to improve their tolerance to coupling factor variations stemming from changes of transmission distance and alignment of coupled coils.
Subsequently, a high sensitivity wireless power harvester which collects RF energy from AM broadcast stations for powering the wireless sensors in structural health monitoring systems is introduced. The harvester demonstrates the capability of providing net RF power within 6 miles away from a local 50 kW AM station. The aforementioned Duffing resonator is also used in the design of WPH systems to improve their tolerance to frequency misalignment resulting from component aging, coupling to surrounding objects or variations of environmental conditions (temperature, humidity, etc.).
At last, a rectifier array circuit with an adaptive power distribution method for wide dynamic range operation is developed. Adaptive power distribution is achieved through impedance transformation of the rectifiers’ nonlinear impedance with a passive network. The rectifier array achieves high RF-to-DC efficiency within a wide range of input power levels, and is useful in both WPT and WPH applications where levels of the RF power collected by the receiver are subject to unpredictable fluctuations.PhDElectrical EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttp://deepblue.lib.umich.edu/bitstream/2027.42/133338/1/tinyfish_1.pd
Recommended from our members
CMOS Signal Synthesizers for Emerging RF-to-Optical Applications
The need for clean and powerful signal generation is ubiquitous, with applications spanning the spectrum from RF to mm-Wave, to into and beyond the terahertz-gap. RF applications including mobile telephony and microprocessors have effectively harnessed mixed-signal integration in CMOS to realize robust on-chip signal sources calibrated against adverse ambient conditions. Combined with low cost and high yield, the CMOS component of hand-held devices costs a few cents per part per million parts. This low cost, and integrated digital processing, make CMOS an attractive option for applications like high-resolution imaging and ranging, and the emerging 5-G communication space. RADAR techniques when expanded to optical frequencies can enable micrometers of resolution for 3D imaging. These applications, however, impose upto 100x more exacting specifications on power and spectral purity at much higher frequencies than conventional RF synthesizers.
This generation of applications will present unconventional challenges for transistor technologies - whether it is to squeeze performance in the conventionally used spectrum, already wrung dry, or signal generation and system design in the relatively emptier mm-Wave to sub-mmWave spectrum, much of the latter falling in the ``Terahertz Gap". Indeed, transistor scaling and innovative device physics leading to new transistor topologies have yielded higher cut-off frequencies in CMOS, though still lagging well behind SiGe and III-V semiconductors. To avoid multimodule solutions with functionality partitioned across different technologies, CMOS must be pushed out of its comfort zone, and technology scaling has to have accompanying breakthroughs in design approaches not only at the system but also at the block level. In this thesis, while not targeting a specific application, we seek to formulate the obstacles in synthesizing high frequency, high power and low noise signals in CMOS and construct a coherent design methodology to address them. Based on this, three novel prototypes to overcome the limiting factors in each case are presented.
The first half of this thesis deals with high frequency signal synthesis and power generation in CMOS. Outside the range of frequencies where the transistor has gain, frequency generation necessitates harmonic extraction either as harmonic oscillators or as frequency multipliers. We augment the traditional maximum oscillation frequency metric (fmax), which only accounts for transistor losses, with passive component loss to derive an effective fmax metric. We then present a methodology for building oscillators at this fmax, the Maximum Gain Ring Oscillator. Next, we explore generating large signals beyond fmax through harmonic extraction in multipliers. Applying concepts of waveform shaping, we demonstrate a Power Mixer that engineers transistor nonlinearity by manipulating the amplitudes and relative phase shifts of different device nodes to maximize performance at a specific harmonic beyond device cut-off.
The second half proposes a new architecture for an ultra-low noise phase-locked loop (PLL), the Reference-Sampling PLL. In conventional PLLs, a noisy buffer converts the slow, low-noise sine-wave reference signal to a jittery square-wave clock against which the phase of a noisy voltage-controlled oscillator (VCO) is corrected. We eliminate this reference buffer, and measure phase error by sampling the reference sine-wave with the 50x faster VCO waveform already available on chip, and selecting the relevant sample with voltage proportional to phase error. By avoiding the N-squared multiplication of the high-power reference buffer noise, and directly using voltage-mode phase error to control the VCO, we eliminate several noisy components in the controlling loop for ultra-low integrated jitter for a given power consumption. Further, isolation of the VCO tank from any varying load, unlike other contemporary divider-less PLL architectures, results in an architecture with record performance in the low-noise and low-spur space.
We conclude with work that brings together concepts developed for clean, high-power signal generation towards a hybrid CMOS-Optical approach to Frequency-Modulated Continuous-Wave (FMCW) Light-Detection-And-Ranging (LIDAR). Cost-effective tunable lasers are temperature-sensitive and have nonlinear tuning profiles, rendering precise frequency modulations or 'chirps' untenable. Locking them to an electronic reference through an electro-optic PLL, and electronically calibrating the control signal for nonlinearity and ambient sensitivity, can make such chirps possible. Approaches that build on the body of advances in electrical PLLs to control the performance, and ease the specification on the design of optical systems are proposed. Eventually, we seek to leverage the twin advantages of silicon-intensive integration and low-cost high-yield towards developing a single-chip solution that uses on-chip signal processing and phased arrays to generate precise and robust chirps for an electronically-steerable fine LIDAR beam
Energy-Efficient Receiver Design for High-Speed Interconnects
High-speed interconnects are of vital importance to the operation of high-performance computing and communication systems, determining the ultimate bandwidth or data rates at which the information can be exchanged. Optical interconnects and the employment of high-order modulation formats are considered as the solutions to fulfilling the envisioned speed and power efficiency of future interconnects. One common key factor in bringing the success is the availability of energy-efficient receivers with superior sensitivity. To enhance the receiver sensitivity, improvement in the signal-to-noise ratio (SNR) of the front-end circuits, or equalization that mitigates the detrimental inter-symbol interference (ISI) is required. In this dissertation, architectural and circuit-level energy-efficient techniques serving these goals are presented.
First, an avalanche photodetector (APD)-based optical receiver is described, which utilizes non-return-to-zero (NRZ) modulation and is applicable to burst-mode operation. For the purposes of improving the overall optical link energy efficiency as well as the link bandwidth, this optical receiver is designed to achieve high sensitivity and high reconfiguration speed. The high sensitivity is enabled by optimizing the SNR at the front-end through adjusting the APD responsivity via its reverse bias voltage, along with the incorporation of 2-tap feedforward equalization (FFE) and 2-tap decision feedback equalization (DFE) implemented in current-integrating fashion. The high reconfiguration speed is empowered by the proposed integrating dc and amplitude comparators, which eliminate the RC settling time constraints. The receiver circuits, excluding the APD die, are fabricated in 28-nm CMOS technology. The optical receiver achieves bit-error-rate (BER) better than 1E−12 at −16-dBm optical modulation amplitude (OMA), 2.24-ns reconfiguration time with 5-dB dynamic range, and 1.37-pJ/b energy efficiency at 25 Gb/s.
Second, a 4-level pulse amplitude modulation (PAM4) wireline receiver is described, which incorporates continuous time linear equalizers (CTLEs) and a 2-tap direct DFE dedicated to the compensation for the first and second post-cursor ISI. The direct DFE in a PAM4 receiver (PAM4-DFE) is made possible by the proposed CMOS track-and-regenerate slicer. This proposed slicer offers rail-to-rail digital feedback signals with significantly improved clock-to-Q delay performance. The reduced slicer delay relaxes the settling time constraint of the summer circuits and allows the stringent DFE timing constraint to be satisfied. With the availability of a direct DFE employing the proposed slicer, inductor-based bandwidth enhancement and loop-unrolling techniques, which can be power/area intensive, are not required. Fabricated in 28-nm CMOS technology, the PAM4 receiver achieves BER better than 1E−12 and 1.1-pJ/b energy efficiency at 60 Gb/s, measured over a channel with 8.2-dB loss at Nyquist frequency.
Third, digital neural-network-enhanced FFEs (NN-FFEs) for PAM4 analog-to-digital converter (ADC)-based optical interconnects are described. The proposed NN-FFEs employ a custom learnable piecewise linear (PWL) activation function to tackle the nonlinearities with short memory lengths. In contrast to the conventional Volterra equalizers where multipliers are utilized to generate the nonlinear terms, the proposed NN-FFEs leverage the custom PWL activation function for nonlinear operations and reduce the required number of multipliers, thereby improving the area and power efficiencies. Applications in the optical interconnects based on micro-ring modulators (MRMs) are demonstrated with simulation results of 50-Gb/s and 100-Gb/s links adopting PAM4 signaling. The proposed NN-FFEs and the conventional Volterra equalizers are synthesized with the standard-cell libraries in a commercial 28-nm CMOS technology, and their power consumptions and performance are compared. Better than 37% lower power overhead can be achieved by employing the proposed NN-FFEs, in comparison with the Volterra equalizer that leads to similar improvement in the symbol-error-rate (SER) performance.</p
Design of high speed folding and interpolating analog-to-digital converter
High-speed and low resolution analog-to-digital converters (ADC) are key elements in
the read channel of optical and magnetic data storage systems. The required resolution is
about 6-7 bits while the sampling rate and effective resolution bandwidth requirements
increase with each generation of storage system. Folding is a technique to reduce the
number of comparators used in the flash architecture. By means of an analog preprocessing
circuit in folding A/D converters the number of comparators can be reduced significantly.
Folding architectures exhibit low power and low latency as well as the ability to run at high
sampling rates. Folding ADCs employing interpolation schemes to generate extra folding
waveforms are called "Folding and Interpolating ADC" (F&I ADC).
The aim of this research is to increase the input bandwidth of high speed conversion, and
low latency F&I ADC. Behavioral models are developed to analyze the bandwidth
limitation at the architecture level. A front-end sample-and-hold unit is employed to tackle
the frequency multiplication problem, which is intrinsic for all F&I ADCs. Current-mode
signal processing is adopted to increase the bandwidth of the folding amplifiers and
interpolators, which are the bottleneck of the whole system. An operational
transconductance amplifier (OTA) based folding amplifier, current mirror-based
interpolator, very low impedance fast current comparator are proposed and designed to
carry out the current-mode signal processing. A new bit synchronization scheme is
proposed to correct the error caused by the delay difference between the coarse and fine
channels.
A prototype chip was designed and fabricated in 0.35μm CMOS process to verify the
ideas. The S/H and F&I ADC prototype is realized in 0.35μm double-poly CMOS process
(only one poly is used). Integral nonlinearity (INL) is 1.0 LSB and Differential nonlinearity
(DNL) is 0.6 LSB at 110 KHz. The ADC occupies 1.2mm2 active area and dissipates
200mW (excluding 70mW of S/H) from 3.3V supply. At 300MSPS sampling rate, the ADC
achieves no less than 6 ENOB with input signal lower than 60MHz. It has the highest input
bandwidth of 60MHz reported in the literature for this type of CMOS ADC with similar
resolution and sample rate
- …