499 research outputs found
Time Encoding via Unlimited Sampling: Theory, Algorithms and Hardware Validation
An alternative to conventional uniform sampling is that of time encoding,
which converts continuous-time signals into streams of trigger times. This
gives rise to Event-Driven Sampling (EDS) models. The data-driven nature of EDS
acquisition is advantageous in terms of power consumption and time resolution
and is inspired by the information representation in biological nervous
systems. If an analog signal is outside a predefined dynamic range, then EDS
generates a low density of trigger times, which in turn leads to recovery
distortion due to aliasing. In this paper, inspired by the Unlimited Sensing
Framework (USF), we propose a new EDS architecture that incorporates a modulo
nonlinearity prior to acquisition that we refer to as the modulo EDS or MEDS.
In MEDS, the modulo nonlinearity folds high dynamic range inputs into low
dynamic range amplitudes, thus avoiding recovery distortion. In particular, we
consider the asynchronous sigma-delta modulator (ASDM), previously used for low
power analog-to-digital conversion. This novel MEDS based acquisition is
enabled by a recent generalization of the modulo nonlinearity called
modulo-hysteresis. We design a mathematically guaranteed recovery algorithm for
bandlimited inputs based on a sampling rate criterion and provide
reconstruction error bounds. We go beyond numerical experiments and also
provide a first hardware validation of our approach, thus bridging the gap
between theory and practice, while corroborating the conceptual underpinnings
of our work.Comment: 27 pgs, 11 figures, IEEE Trans. Sig. Proc., accepted with minor
revision
Integrated chaos generators
This paper surveys the different design issues, from mathematical model to silicon, involved on the design of integrated circuits for the generation of chaotic behavior.ComisiĂłn Interministerial de Ciencia y TecnologĂa 1FD97-1611(TIC)European Commission ESPRIT 3110
Asynchronous spike event coding scheme for programmable analogue arrays and its computational applications
This work is the result of the definition, design and evaluation of a novel method to interconnect
the computational elements - commonly known as Configurable Analogue Blocks (CABs) - of
a programmable analogue array. This method is proposed for total or partial replacement of the
conventional methods due to serious limitations of the latter in terms of scalability.
With this method, named Asynchronous Spike Event Coding (ASEC) scheme, analogue signals
from CABs outputs are encoded as time instants (spike events) dependent upon those signals
activity and are transmitted asynchronously by employing the Address Event Representation
(AER) protocol. Power dissipation is dependent upon input signal activity and no spike events
are generated when the input signal is constant.
On-line, programmable computation is intrinsic to ASEC scheme and is performed without additional
hardware. The ability of the communication scheme to perform computation enhances
the computation power of the programmable analogue array. The design methodology and a
CMOS implementation of the scheme are presented together with test results from prototype
integrated circuits (ICs)
Integrated Circuits and Systems for Smart Sensory Applications
Connected intelligent sensing reshapes our society by empowering people with increasing new ways of mutual interactions. As integration technologies keep their scaling roadmap, the horizon of sensory applications is rapidly widening, thanks to myriad light-weight low-power or, in same cases even self-powered, smart devices with high-connectivity capabilities. CMOS integrated circuits technology is the best candidate to supply the required smartness and to pioneer these emerging sensory systems. As a result, new challenges are arising around the design of these integrated circuits and systems for sensory applications in terms of low-power edge computing, power management strategies, low-range wireless communications, integration with sensing devices. In this Special Issue recent advances in application-specific integrated circuits (ASIC) and systems for smart sensory applications in the following five emerging topics: (I) dedicated short-range communications transceivers; (II) digital smart sensors, (III) implantable neural interfaces, (IV) Power Management Strategies in wireless sensor nodes and (V) neuromorphic hardware
Analog dithering techniques for highly linear and efficient transmitters
The current thesis is about investigation of new methods and techniques to be able to utilize the switched mode amplifiers, for linear and efficient applications. Switched mode amplifiers benefit from low overlap between the current and voltage wave forms in their output terminals, but they seriously suffer from nonlinearity. This makes it impossible to use them to amplify non-constant envelope message signals, where very high linearity is expected. In order to do that, dithering techniques are studied and a full linearity analysis approach is developed, by which the linearity performance of the dithered amplifier can be analyzed, based on the dithering level and frequency. The approach was based on orthogonalization of the equivalent nonlinearity and is capable of prediction of both co-channel and adjacent channel nonlinearity metrics, for a Gaussian complex or real input random signal. Behavioral switched mode amplifier models are studied and new models are developed, which can be utilized to predict the nonlinear performance of the dithered power amplifier, including the nonlinear capacitors effects. For HFD application, self-oscillating and asynchronous sigma delta techniques are currently used, as pulse with modulators (PWM), to encode a generic RF message signal, on the duty cycle of an output pulse train. The proposed models and analysis techniques were applied to this architecture in the first phase, and the method was validated with measurement on a prototype sample, realized in 65 nm TSMC CMOS technology. Afterwards, based on the same dithering phenomenon, a new linearization technique was proposed, which linearizes the switched mode class D amplifier, and at the same time can reduce the reactive power loss of the amplifier. This method is based on the dithering of the switched mode amplifier with frequencies lower than the band-pass message signal and is called low frequency dithering (LFD). To test this new technique, two test circuits were realized and the idea was applied to them. Both of the circuits were of the hard nonlinear type (class D) and are integrated CMOS and discrete LDMOS technologies respectively. The idea was successfully tested on both test circuits and all of the linearity metric predictions for a digitally modulated RF signal and a random signal were compared to the measurements. Moreover a search method to find the optimum dither frequency was proposed and validated. Finally, inspired by averaging interpretation of the dithering phenomenon, three new topologies were proposed, which are namely DLM, RF-ADC and area modulation power combining, which are all nonlinear systems linearized with dithering techniques. A new averaging method was developed and used for analysis of a Gilbert cell mixer topology, which resulted in a closed form relationship for the conversion gain, for long channel devices
Providing Bi-Directional, Analog, and Differential Signal Transmission Capability to an Electronic Prototyping Platform
RĂSUMĂ Les rĂ©seaux dâinterconnexions programmables (FPIN) se retrouvent largement utilisĂ©s dans plusieurs structures bien connues telles que les FPGA, les plateformes de prototypages ainsi que dans plusieurs architectures de rĂ©seaux intĂ©grĂ©s. Le but de la prĂ©sente thĂšse est dâamĂ©liorer la structure actuelle des FPIN ainsi que les plateformes de prototypages se basant sur cette technologie afin dây intĂ©grer dâautres fonctionnalitĂ©s telles que des interfaces pour les signaux bidirectionnels de type drain-ouvert, les signaux analogiques ou bien les signaux diïŹĂ©rentiels. Cette thĂšse prĂ©sente trois diïŹĂ©rents circuits qui ont Ă©tĂ© implĂ©mentĂ©s dans cette optique. Les interconnexions de ces trois circuits peuvent ĂȘtre reconfigurĂ©es pour supporter une interface de type bidirectionnelle drain-ouvert, de type analogique ou diïŹĂ©rentielle, le tout au travers un rĂ©seau dâinterconnexions configurable numĂ©rique unidirectionnel, ou FPIN. Le besoin dâune telle interface fut tout dâabord envisagĂ© dans le contexte du WaferBoard, qui consiste en une plateforme reconfigurable de prototypage pour les systĂšmes Ă©lectroniques. Le cĆur de ce WaferBoard consiste en un circuit intĂ©grĂ© Ă lâĂ©chelle dâune tranche entiĂšre de silicium, qui est constituĂ© dâune matrice bidimensionnelle de cellules. Une large partie de la surface disponible sâen retrouve dĂ©jĂ utilisĂ©e par des plots configurables (CIO), lâaiguillage des multiplexeurs du FPIN, des registres dĂ©diĂ©s Ă la chaine JTAG et dâautres circuiteries de contrĂŽle. De ce fait, il en devient primordial que les interfaces bidirectionnelle drain-ouvert, analogique et diïŹĂ©rentielle soit les plus compactes possibles. Puisque ces circuits dâinterfaces seront dĂ©diĂ©s pour une plateforme utilisant une tranche de silicium (wafer-scale), lâarchitecture de ces derniers doit ĂȘtre robuste en regard des variations de procĂ©dĂ©, de la tempĂ©rature ainsi que de lâalimentation. La premiĂšre contribution de cette thĂšse est lâĂ©laboration et la conception dâune interface de type drain-ouvert ainsi que de son support dâinterconnexion bidirectionnel utilisant un rĂ©seau numĂ©rique unidirectionnel Ă signalisation asymĂ©trique (Ă lâopposĂ© de la signalisation diïŹĂ©rentielle) FPIN. Lâinterface proposĂ©e peut interconnecter plusieurs nĆuds dâun FPIN. Ă lâaide de cette interface, le rĂ©seau dâinterconnexions peut imiter le comportement et le fonctionnement dâun bus de type drain-ouvert (ou collecteur-ouvert) (tel quâutilisĂ© par le protocole I2C). De ce fait, plusieurs plots de type drain-ouvert provenant dâune multitude de circuits-intĂ©grĂ©s (ICs) diïŹĂ©rents peuvent y ĂȘtre connectĂ©s au travers le FPIN Ă lâaide de lâinterface proposĂ©e.----------ABSTRACT Field programmable interconnection networks (FPINs) are ubiquitously found embedded in field-programmable gate arrays (FPGAs), in prototyping platforms, and in many Network-on-Chip architectures. The aim of this research was to augment the application domains of current FPIN-based prototyping and emulation platforms by supporting open-drain bi-directional signals, analog signals or diïŹerential signals. Three interface circuits have been elaborated and developed to that end in this thesis. These three interface circuits can support reconfigurable routing of open-drain bi-directional, analog and diïŹerential signals through an uni-directional digital FPIN. The need for such interface circuits were originally conceived in the context of the WaferBoard, a system prototyping platform. The core of the WaferBoard is a wafer-scale IC that is composed of a two dimensional array of unit cells. Available area was already over-utilized by the configurable I/O (CIO) buïŹers, crossbar multiplexers of the FPIN, registers of the JTAG chain, and other control circuits. Thus, the interface circuits for open-drain bi-directional, analog and diïŹerential signaling had to be made very compact. As the implementation of these interface circuits target âwafer-scaleâ integration, these interface circuits had to be very robust to parametric variations (process, temperature, power supply). The first contribution of this thesis is the elaboration and development of an open-drain interface circuit and a corresponding interconnect topology to support bi-directional communication through the uni-directional digital FPIN of prototyping platforms. The proposed interface can interconnect multiple nodes in a FPIN. With that interface, the interconnection network imitates the behavior of open-drain (or open-collector) buses (e.g., those following the I2C protocol). Thus, multiple open-drain I/Os from external integrated circuits (ICs) can be connected together through the FPIN by the proposed interface circuit. The interface that has been fabricated in a 0.13 ”m CMOS technology takes 65 ”m Ă 22 ”m per pin. Test results show that several instances of this interface can be interconnected through the proposed interconnect topology
Analog and Mixed Signal Design towards a Miniaturized Sleep Apnea Monitoring Device
Sleep apnea is a sleep-induced breathing disorder with symptoms of momentary and often repetitive cessations in breathing rhythm or sustained reductions in breathing amplitude. The phenomenon is known to occur with varying degrees of severity in literally millions of people around the world and cause a range of chronicle health issues. In spite of its high prevalence and serious consequences, nearly 80% of people with sleep apnea condition remain undiagnosed. The current standard diagnosis technique, termed polysomnography or PSG, requires the patient to schedule and undergo a complex full-night sleep study in a specially-equipped sleep lab. Due to both high cost and substantial inconvenience, millions of apnea patients are still undiagnosed and thus untreated. This research work aims at a simple, reliable, and miniaturized solution for in-home sleep apnea
diagnosis purposes. The proposed solution bears high-level integration and minimal interference with sleeping patients, allowing them to monitor their apnea conditions at the comfort of their homes.
Based on a MEMS sensor and an effective apnea detection algorithm, a low-cost single-channel apnea screening solution is proposed. A custom designed IC chip implements the apnea detection algorithm using time-domain signal processing techniques. The chip performs autonomous apnea detection and scoring based on the patientâs airflow signals detected by the MEMS sensor. Variable sensitivity is enabled to accommodate different breathing signal amplitudes. The IC chip was fabricated in standard 0.5-ÎŒm CMOS technology. A prototype device was designed and assembled including a MEMS sensor, the apnea detection IC chip, a PSoC platform, and wireless transceiver for data transmission. The prototype device demonstrates a valuable screening solution with great potential to reach the broader public with undiagnosed apnea conditions.
In a battery-operated miniaturized medical device, an energy-efficient analog-to-digital converter is an integral part linking the analog world of biomedical signals and the digital domain with powerful signal processing capabilities. This dissertation includes the detailed design of a successive approximation register (SAR) ADC for ultra-low power applications. The ADC adopts an asynchronous 2b/step scheme that halves both conversion time and DAC/digital circuitâs switching activities to reduce static and dynamic energy consumption. A low-power sleep mode is engaged at the end of all conversion steps during each clock period. The technical contributions of this ADC design include an innovative 2b/step reference scheme based on a hybrid R-2R/C-3C DAC, an interpolation-assisted
time-domain 2b comparison scheme, and a TDC with dual-edge-comparison mechanism. The prototype ADC was fabricated in 0.18ÎŒm CMOS process with an active area of 0.103 mm^(2), and achieves an ENoB of 9.2 bits and an FoM of 6.7 fJ/conversion-step at 100-kS/s
- âŠ