89 research outputs found
Fault simulation and test generation for small delay faults
Delay faults are an increasingly important test challenge. Traditional delay fault
models are incomplete in that they model only a subset of delay defect behaviors. To
solve this problem, a more realistic delay fault model has been developed which models
delay faults caused by the combination of spot defects and parametric process variation.
According to the new model, a realistic delay fault coverage metric has been developed.
Traditional path delay fault coverage metrics result in unrealistically low fault coverage,
and the real test quality is not reflected. The new metric uses a statistical approach and the
simulation based fault coverage is consistent with silicon data. Fast simulation algorithms
are also included in this dissertation.
The new metric suggests that testing the K longest paths per gate (KLPG) has high
detection probability for small delay faults under process variation. In this dissertation, a
novel automatic test pattern generation (ATPG) methodology to find the K longest
testable paths through each gate for both combinational and sequential circuits is
presented. Many techniques are used to reduce search space and CPU time significantly.
Experimental results show that this methodology is efficient and able to handle circuits with an exponential number of paths, such as ISCAS85 benchmark circuit c6288.
The ATPG methodology has been implemented on industrial designs. Speed binning
has been done on many devices and silicon data has shown significant benefit of the
KLPG test, compared to several traditional delay test approaches
Recommended from our members
Improving timing verification and delay testing methodologies for IC designs
textThe task of ensuring the correct temporal behavior of IC designs,
both before and after fabrication, is extremely important. It is becoming
even more imperative as the demand for performance increases and process
technology advances into the deep sub-micron region.
This dissertation tackles the key issues in the timing verification
and delay testing methodologies. An efficient methodology is presented to
identify false timing paths in the timing verification methodology which utilizes
ATPG technique and timing information from an ordered list of timing
paths according to the delay information. This dissertation also presents a
speed binning methodology which utilizes structural delay tests successfully
instead of functional tests. In addition, it establishes a methodology which
quantifies the correlation between the timing verification prediction and
actual silicon measurement of timing paths. This quantification methodology
lays the foundation for further research to study the impact of deep
submicron effects on design performanceElectrical and Computer Engineerin
Design-for-delay-testability techniques for high-speed digital circuits
The importance of delay faults is enhanced by the ever increasing clock rates and decreasing geometry sizes of nowadays' circuits. This thesis focuses on the development of Design-for-Delay-Testability (DfDT) techniques for high-speed circuits and embedded cores. The rising costs of IC testing and in particular the costs of Automatic Test Equipment are major concerns for the semiconductor industry. To reverse the trend of rising testing costs, DfDT is\ud
getting more and more important
Modelling and Test Generation for Crosstalk Faults in DSM Chips
In the era of deep submicron technology (DSM), many System-on-Chip (SoC) applications require the components to be operating at high clock speeds. With the shrinking feature size and ever increasing clock frequencies, the DSM technology has led to a well-known problem of Signal Integrity (SI) more especially in the connecting layout design. The increasing aspect ratios of metal wires and also the ratio of coupling capacitance over substrate capacitance result in electrical coupling of interconnects which leads to crosstalk problems. In this thesis, first the work carried out to model the crosstalk behaviour between aggressor and victim by considering the distributed RLGC parameters of interconnect and the coupling capacitance and mutual conductance between the two nets is presented. The proposed model also considers the RC linear models of the CMOS drivers and receivers. The behaviour of crosstalk in case of under etching problem has been studied and modelled by distributing and approximating the defect behaviour throughout the nets. Next, the proposed model has also been extended to model the behaviour of crosstalk in case of one victim is influenced by several aggressors by considering all aggressors have similar effect (worst-case) on victim. In all the above cases simulation experiments were also carried out and compared with well-known circuit simulation tool PSPICE. It has been proved that the generated crosstalk model is faster and the results generated are within 10% of error margin compared to latter simulation tool. Because of the accuracy and speed of the proposed model, the model is very useful for both SoC designers and test engineers to analyse the crosstalk behaviour. Each manufactured device needs to be tested thoroughly to ensure the functionality before its delivery. The test pattern generation for crosstalk faults is also necessary to test the corresponding crosstalk faults. In this thesis, the well-known PODEM algorithm for stuck-at faults is extended to generate the test patterns for crosstalk faults between single aggressor and single victim. To apply modified PODEM for crosstalk faults, the transition behaviour has been divided into two logic parts as before transition and after transition. After finding individually required test patterns for before transition and after transition, the generated logic vectors are appended to create transition test patterns for crosstalk faults. The developed algorithm is also applied for a few ISCAS 85 benchmark circuits and the fault coverage is found excellent in most circuits. With the incorporation of proposed algorithm into the ATPG tools, the efficiency of testing will be improved by generating the test patterns for crosstalk faults besides for the conventional stuck-at faults. In generating test patterns for crosstalk faults on single victim due to multiple aggressors, the modified PODEM algorithm is found to be more time consuming. The search capability of Genetic Algorithms in finding the required combination of several input factors for any optimized problem fascinated to apply GA for generating test patterns as generating the test pattern is also similar to finding the required vector out of several input transitions. Initially the GA is applied for generating test patterns for stuck-at faults and compared the results with PODEM algorithm. As the fault coverage is almost similar to the deterministic algorithm PODEM, the GA developed for stuck-at faults is extended to find test patterns for crosstalk faults between single aggressor and single victim. The elitist GA is also applied for a few ISCAS 85 benchmark circuits. Later the algorithm is extended to generate test patterns for worst-case crosstalk faults. It has been proved that elitist GA developed in this thesis is also very useful in generating test patterns for crosstalk faults especially for multiple aggressor and single victim crosstalk faults
New Techniques for On-line Testing and Fault Mitigation in GPUs
L'abstract è presente nell'allegato / the abstract is in the attachmen
Methodology to accelerate diagnostic coverage assessment: MADC
Tese (doutorado) - Universidade Federal de Santa Catarina, Centro TecnolĂłgico, Programa de PĂłs-Graduação em Engenharia ElĂ©trica, FlorianĂłpolis, 2016.Os veĂculos da atualidade vĂŞm integrando um nĂşmero crescente de eletrĂ´nica embarcada, com o objetivo de permitir uma experiĂŞncia mais segura aos motoristas. Logo, a garantia da segurança fĂsica Ă© um requisito que precisa ser observada por completo durante o processo de desenvolvimento. O padrĂŁo ISO 26262 provĂŞ medidas para garantir que esses requisitos nĂŁo sejam negligenciados. Injeção de falhas Ă© fortemente recomendada quando da verificação do funcionamento dos mecanismos de segurança implementados, assim como sua capacidade de cobertura associada ao diagnĂłstico de falhas existentes. A análise exaustiva nĂŁo Ă© obrigatĂłria, mas evidĂŞncias de que o máximo esforço foi feito para acurar a cobertura de diagnĂłstico precisam ser apresentadas, principalmente durante a avalição dos nĂveis de segurança associados a arquitetura implementada em hardware. Estes nĂveis dĂŁo suporte Ă s alegações de que o projeto obedece Ă s mĂ©tricas de segurança da integridade fĂsica exigida em aplicações automotivas. Os nĂveis de integridade variam de A Ă D, sendo este Ăşltimo o mais rigoroso. Essa Tese explora o estado-da-arte em soluções de verificação, e tem por objetivo construir uma metodologia que permita acelerar a verificação da cobertura de diagnĂłstico alcançado. Diferentemente de outras tĂ©cnicas voltadas Ă aceleração de injeção de falhas, a metodologia proposta utiliza uma plataforma de hardware dedicada Ă verificação, com o intuito de maximizar o desempenho relativo a simulação de falhas. Muitos aspectos relativos a ISO 26262 sĂŁo observados de forma que a presente contribuição possa ser apreciada no segmento automotivo. Por fim, uma arquitetura OpenRISC Ă© utilizada para confirmar os resultados alcançados com essa solução proposta pertencente ao estado-da-arte.Abstract : Modern vehicles are integrating a growing number of electronics to provide a safer experience for the driver. Therefore, safety is a non-negotiable requirement that must be considered through the vehicle development process. The ISO 26262 standard provides guidance to ensure that such requirements are implemented. Fault injection is highly recommended for the functional verification of safety mechanisms or to evaluate their diagnostic coverage capability. An exhaustive analysis is not required, but evidence of best effort through the diagnostic coverage assessment needs to be provided when performing quantitative evaluation of hardware architectural metrics. These metrics support that the automotive safety integrity level ? ranging from A (lowest) to D (strictest) levels ? was obeyed. This thesis explores the most advanced verification solutions in order to build a methodology to accelerate the diagnostic coverage assessment. Different from similar techniques for fault injection acceleration, the proposed methodology does not require any modification of the design model to enable acceleration. Many functional safety requisites in the ISO 26262 are considered thus allowing the contribution presented to be a suitable solution for the automotive segment. An OpenRISC architecture is used to confirm the results achieved by this state-of-the-art solution
Development and certification of mixed-criticality embedded systems based on probabilistic timing analysis
An increasing variety of emerging systems relentlessly replaces or augments the functionality of mechanical subsystems with embedded electronics. For quantity, complexity, and use, the safety of such subsystems is an increasingly important matter. Accordingly, those systems are subject to safety certification to demonstrate system's safety by rigorous development processes and hardware/software constraints. The massive augment in embedded processors' complexity renders the arduous certification task significantly harder to achieve. The focus of this thesis is to address the certification challenges in multicore architectures: despite their potential to integrate several applications on a single platform, their inherent complexity imperils their timing predictability and certification. Recently, the Measurement-Based Probabilistic Timing Analysis (MBPTA) technique emerged as an alternative to deal with hardware/software complexity. The innovation that MBPTA brings about is, however, a major step from current certification procedures and standards. The particular contributions of this Thesis include: (i) the definition of certification arguments for mixed-criticality integration upon multicore processors. In particular we propose a set of safety mechanisms and procedures as required to comply with functional safety standards. For timing predictability, (ii) we present a quantitative approach to assess the likelihood of execution-time exceedance events with respect to the risk reduction requirements on safety standards. To this end, we build upon the MBPTA approach and we present the design of a safety-related source of randomization (SoR), that plays a key role in the platform-level randomization needed by MBPTA. And (iii) we evaluate current certification guidance with respect to emerging high performance design trends like caches. Overall, this Thesis pushes the certification limits in the use of multicore and MBPTA technology in Critical Real-Time Embedded Systems (CRTES) and paves the way towards their adoption in industry.Una creciente variedad de sistemas emergentes reemplazan o aumentan la funcionalidad de subsistemas mecánicos con componentes electrĂłnicos embebidos. El aumento en la cantidad y complejidad de dichos subsistemas electrĂłnicos asĂ como su cometido, hacen de su seguridad una cuestiĂłn de creciente importancia. Tanto es asĂ que la comercializaciĂłn de estos sistemas crĂticos está sujeta a rigurosos procesos de certificaciĂłn donde se garantiza la seguridad del sistema mediante estrictas restricciones en el proceso de desarrollo y diseño de su hardware y software. Esta tesis trata de abordar los nuevos retos y dificultades dadas por la introducciĂłn de procesadores multi-nĂşcleo en dichos sistemas crĂticos: aunque su mayor rendimiento despierta el interĂ©s de la industria para integrar mĂşltiples aplicaciones en una sola plataforma, suponen una mayor complejidad. Su arquitectura desafĂa su análisis temporal mediante los mĂ©todos tradicionales y, asimismo, su certificaciĂłn es cada vez más compleja y costosa. Con el fin de lidiar con estas limitaciones, recientemente se ha desarrollado una novedosa tĂ©cnica de análisis temporal probabilĂstico basado en medidas (MBPTA). La innovaciĂłn de esta tĂ©cnica, sin embargo, supone un gran cambio cultural respecto a los estándares y procedimientos tradicionales de certificaciĂłn. En esta lĂnea, las contribuciones de esta tesis están agrupadas en tres ejes principales: (i) definiciĂłn de argumentos de seguridad para la certificaciĂłn de aplicaciones de criticidad-mixta sobre plataformas multi-nĂşcleo. Se definen, en particular, mecanismos de seguridad, tĂ©cnicas de diagnĂłstico y reacciĂłn de faltas acorde con el estándar IEC 61508 sobre una arquitectura multi-nĂşcleo de referencia. Respecto al análisis temporal, (ii) presentamos la cuantificaciĂłn de la probabilidad de exceder un lĂmite temporal y su relaciĂłn con los requisitos de reducciĂłn de riesgos derivados de los estándares de seguridad funcional. Con este fin, nos basamos en la tĂ©cnica MBPTA y presentamos el diseño de una fuente de nĂşmeros aleatorios segura; un componente clave para conseguir las propiedades aleatorias requeridas por MBPTA a nivel de plataforma. Por Ăşltimo, (iii) extrapolamos las guĂas actuales para la certificaciĂłn de arquitecturas multi-nĂşcleo a una soluciĂłn comercial de 8 nĂşcleos y las evaluamos con respecto a las tendencias emergentes de diseño de alto rendimiento (caches). Con estas contribuciones, esta tesis trata de abordar los retos que el uso de procesadores multi-nĂşcleo y MBPTA implican en el proceso de certificaciĂłn de sistemas crĂticos de tiempo real y facilita, de esta forma, su adopciĂłn por la industria.Postprint (published version
A PhD research project on safety risk assessment of complex changes to railway infrastructure and vehicles
This study investigates the risk assessment of railway changes in an interconnected environment. Systems are a collection of subsystems and parts, and this thesis develops a new method, the Combined Assessment Method (CAM), to analyse them. CAM potentially applies to many industries, including aviation, defence and nuclear, where there is a requirement to assess system safety objectively. The railway is a specific case of a closely coupled socio-technical system of critical physical interfaces between systems and a stringent example of systems in other industries.
The Author has carried out: an assessment of current techniques, a review of relevant literature, a survey of risk assessment practitioners, an appraisal of current methods, and a review of accident data to identify current accident characteristics.
CAM incorporates established assessment techniques to perform subsystem analysis. Subsystem results are combined using systems engineering methods in a novel way producing an overall risk assessment for a system, which incorporates emergent behaviours.
The assurance of CAM is through a case study and two test cases. It uses safety performance, ease of use, and economic saving criteria to judge success. Illustrative studies include a metro system, indicating that CAM is potentially a process and is application-independent. Furthermore, test cases illustrate that CAM combines the risks from multiple parts of a whole system into overall risks.
Finally, test cases measure the verification through a match between the findings of official incident reports and the CAM output.
This thesis is the first step to creating CAM as a fully-fledged system safety risk analysis method. Further work is proposed to take CAM forward and address identified weaknesses. Finally, suggestions have been made for further work to “productionize” CAM to increase the likelihood that practitioners in the field will use CAM
Efficient algorithms for fundamental statistical timing analysis problems in delay test applications of VLSI circuits
Tremendous advances in semiconductor process technology are creating new challenges for the delay test of today’s digital VLSI circuits. The complexity of state-of-the-art manufacturing processes does not only lead to greater process variability, it also makes today's integrated circuits more prone to defects such as resistive shorts and opens. As a consequence, some of the manufactured circuits do not meet the timing requirements set by the design specification. These circuits must be identified by delay testing and sorted out to ensure the quality of shipped products.
Due to the increasing process variability, key transistor and interconnect parameters must be modelled as random variables. These random variables capture the uncertainty caused by process variability, but also the impact of modelling errors and variations in the operating conditions of the circuits, such as the temperature or the supply voltage.
The important consequence for delay testing is that a particular delay test detects a delay fault of fixed size in only a subset of all manufactured circuits, which inevitably leads to the shipment of defective products. Despite the fact that this problem is well understood, today's delay test generation methods are unable to consider the distortion of the delay test results, caused by process variability. To analyse and predict the effectiveness of delay tests in a population of circuits which are functionally identical but have varying timing properties, statistical timing analysis is necessary. Although the large runtime of statistical timing analysis is a well known problem, little progress has been made in the development of efficient statistical timing analysis algorithms for the variability-aware delay test generation and delay fault simulation.
This dissertation proposes novel and efficient statistical timing analysis algorithms for the variability-aware delay test generation and delay fault simulation in presence of large delay variations. For the detection of path delay faults, a novel probabilistic sensitization analysis is presented which analyses the impact of process variations on the sensitization of the target paths. Furthermore, an efficient method for approximating the probability of detecting small delay faults is presented. Beyond that, efficient statistical SUM and MAX-operations are proposed, which provide the fundamental basis of block-based statistical timing analysis.
The experiment results demonstrate the high efficiency of the proposed algorithms
The Telecommunications and Data Acquisition Report
Deep Space Network advanced systems, very large scale integration architecture for decoders, radar interface and control units, microwave time delays, microwave antenna holography, and a radio frequency interference survey are among the topics discussed
- …