46 research outputs found
Hardware implementation of daubechies wavelet transforms using folded AIQ mapping
The Discrete Wavelet Transform (DWT) is a popular tool in the field of image and video compression applications. Because of its multi-resolution representation capability, the DWT has been used effectively in applications such as transient signal analysis, computer vision, texture analysis, cell detection, and image compression. Daubechies wavelets are one of the popular transforms in the wavelet family. Daubechies filters provide excellent spatial and spectral locality-properties which make them useful in image compression.
In this thesis, we present an efficient implementation of a shared hardware core to compute two 8-point Daubechies wavelet transforms. The architecture is based on a new two-level folded mapping technique, an improved version of the Algebraic Integer Quantization (AIQ). The scheme is developed on the factorization and decomposition of the transform coefficients that exploits the symmetrical and wrapping structure of the matrices. The proposed architecture is parallel, pipelined, and multiplexed. Compared to existing designs, the proposed scheme reduces significantly the hardware cost, critical path delay and power consumption with a higher throughput rate.
Later, we have briefly presented a new mapping scheme to error-freely compute the Daubechies-8 tap wavelet transform, which is the next transform of Daubechies-6 in the Daubechies wavelet series. The multidimensional technique maps the irrational transformation basis coefficients with integers and results in considerable reduction in hardware and power consumption, and significant improvement in image reconstruction quality
Recommended from our members
Extraction of anthropological data with ultrasound
This thesis was submitted for the degree of Doctor of Philosophy and was awarded by Brunel University.Human body scanners used to extract anthropological data have a significant drawback, the
subject is required to undress or wear tight fitting clothing. This thesis demonstrates an
ultrasonic based alternative to the current optical systems, that can potentially operate on a fully
clothed subject. To validate the concept several experiments were performed to determine the
acoustic properties of multiple garments. The results indicated that such an approach was
possible.
Beamforming is introduced as a method by which the ultrasonic scanning area can be increased,
the concept is thoroughly studied and a clear theoretical analysis is performed. Additionally,
Matlab has been used to demonstrate graphically, the results of such analysis, providing an
invaluable tool during the simulation, experimental and results stages of the thesis.
To evaluate beamfoming as a composite part of ultrasonic body imaging, a hardware solution
was necessary. During the concept phase, both FPGA and digital signal processors were
evaluated to determine their suitability for the role. An FPGA approach was finally chosen,
which allows highly parallel operation, essential to the high acquisition speeds required by some
beamforming methodologies. In addition, analogue circuitry was also designed to provide an
interface with the ultrasonic transducers, which, included variable gain amplifiers, charge
amplifiers and signal conditioning. Finally, a digital acquisition card was used to transfer data
between the FPGA and a desktop computer, on which, the sampled data was processed and
displayed in a coherent graphical manner.
The beamforming results clearly demonstrate that imaging multiple layers in air, with
ultrasound, is a viable technique for anthroplogical data collection. Furthermore, a wavelet
based method of improving the axial resolution is also proposed and demonstrated
Efficient architectures for multidimensional discrete transforms in image and video processing applications
PhD ThesisThis thesis introduces new image compression algorithms, their related architectures and data transforms architectures. The proposed architectures consider the current hardware architectures concerns, such as power consumption, hardware usage, memory requirement, computation time and output accuracy. These concerns and problems are crucial in multidimensional image and video processing applications.
This research is divided into three image and video processing related topics: low complexity non-transform-based image compression algorithms and their architectures, architectures for multidimensional Discrete Cosine Transform (DCT); and architectures for multidimensional Discrete Wavelet Transform (DWT). The proposed architectures are parameterised in terms of wordlength, pipelining and input data size. Taking such parameterisation into account, efficient non-transform based and low complexity image compression algorithms for better rate distortion performance are proposed. The proposed algorithms are based on the Adaptive Quantisation Coding (AQC) algorithm, and they achieve a controllable output bit rate and accuracy by considering the intensity variation of each image block. Their high speed, low hardware usage and low power consumption architectures are also introduced and implemented on Xilinx devices.
Furthermore, efficient hardware architectures for multidimensional DCT based on the 1-D DCT Radix-2 and 3-D DCT Vector Radix (3-D DCT VR) fast algorithms have been proposed. These architectures attain fast and accurate 3-D DCT computation and provide high processing speed and power consumption reduction. In addition, this research also introduces two low hardware usage 3-D DCT VR architectures. Such architectures perform the computation of butterfly and post addition stages without using block memory for data transposition, which in turn reduces the hardware usage and improves the performance of the proposed architectures.
Moreover, parallel and multiplierless lifting-based architectures for the 1-D, 2-D and 3-D Cohen-Daubechies-Feauveau 9/7 (CDF 9/7) DWT computation are also introduced. The presented architectures represent an efficient multiplierless and low memory requirement CDF 9/7 DWT computation scheme using the separable approach.
Furthermore, the proposed architectures have been implemented and tested using Xilinx FPGA devices. The evaluation results have revealed that a speed of up to 315 MHz can be achieved in the proposed AQC-based architectures. Further, a speed of up to 330 MHz and low utilisation rate of 722 to 1235 can be achieved in the proposed 3-D DCT VR architectures. In addition, in the proposed 3-D DWT architecture, the computation time of 3-D DWT for data size of 144×176×8-pixel is less than 0.33 ms. Also, a power consumption of 102 mW at 50 MHz clock frequency using 256×256-pixel frame size is achieved. The accuracy tests for all architectures have revealed that a PSNR of infinite can be attained