1,025 research outputs found
Integrated Circuits and Systems for Smart Sensory Applications
Connected intelligent sensing reshapes our society by empowering people with increasing new ways of mutual interactions. As integration technologies keep their scaling roadmap, the horizon of sensory applications is rapidly widening, thanks to myriad light-weight low-power or, in same cases even self-powered, smart devices with high-connectivity capabilities. CMOS integrated circuits technology is the best candidate to supply the required smartness and to pioneer these emerging sensory systems. As a result, new challenges are arising around the design of these integrated circuits and systems for sensory applications in terms of low-power edge computing, power management strategies, low-range wireless communications, integration with sensing devices. In this Special Issue recent advances in application-specific integrated circuits (ASIC) and systems for smart sensory applications in the following five emerging topics: (I) dedicated short-range communications transceivers; (II) digital smart sensors, (III) implantable neural interfaces, (IV) Power Management Strategies in wireless sensor nodes and (V) neuromorphic hardware
Advanced spike sorting approaches in implantable VLSI wireless brain computer interfaces: a survey
Brain Computer/Machine Interfaces (BCI/BMIs) have substantial potential for
enhancing the lives of disabled individuals by restoring functionalities of
missing body parts or allowing paralyzed individuals to regain speech and other
motor capabilities. Due to severe health hazards arising from skull incisions
required for wired BCI/BMIs, scientists are focusing on developing VLSI
wireless BCI implants using biomaterials. However, significant challenges, like
power efficiency and implant size, persist in creating reliable and efficient
wireless BCI implants. With advanced spike sorting techniques, VLSI wireless
BCI implants can function within the power and size constraints while
maintaining neural spike classification accuracy. This study explores advanced
spike sorting techniques to overcome these hurdles and enable VLSI wireless
BCI/BMI implants to transmit data efficiently and achieve high accuracy.Comment: Submitted to 37th International Conference on VLSI Design 202
Real-time neural signal processing and low-power hardware co-design for wireless implantable brain machine interfaces
Intracortical Brain-Machine Interfaces (iBMIs) have advanced significantly over the past
two decades, demonstrating their utility in various aspects, including neuroprosthetic control
and communication. To increase the information transfer rate and improve the devices’
robustness and longevity, iBMI technology aims to increase channel counts to access more
neural data while reducing invasiveness through miniaturisation and avoiding percutaneous
connectors (wired implants). However, as the number of channels increases, the raw data
bandwidth required for wireless transmission also increases becoming prohibitive, requiring
efficient on-implant processing to reduce the amount of data through data compression or
feature extraction.
The fundamental aim of this research is to develop methods for high-performance neural spike processing co-designed within low-power hardware that is scaleable for real-time
wireless BMI applications. The specific original contributions include the following:
Firstly, a new method has been developed for hardware-efficient spike detection, which
achieves state-of-the-art spike detection performance and significantly reduces the hardware
complexity. Secondly, a novel thresholding mechanism for spike detection has been introduced. By incorporating firing rate information as a key determinant in establishing the spike
detection threshold, we have improved the adaptiveness of spike detection. This eventually
allows the spike detection to overcome the signal degradation that arises due to scar tissue
growth around the recording site, thereby ensuring enduringly stable spike detection results.
The long-term decoding performance, as a consequence, has also been improved notably.
Thirdly, the relationship between spike detection performance and neural decoding accuracy has been investigated to be nonlinear, offering new opportunities for further reducing
transmission bandwidth by at least 30% with minor decoding performance degradation.
In summary, this thesis presents a journey toward designing ultra-hardware-efficient spike
detection algorithms and applying them to reduce the data bandwidth and improve neural
decoding performance. The software-hardware co-design approach is essential for the next
generation of wireless brain-machine interfaces with increased channel counts and a highly
constrained hardware budget.
The fundamental aim of this research is to develop methods for high-performance neural spike processing co-designed within low-power hardware that is scaleable for real-time wireless BMI applications. The specific original contributions include the following:
Firstly, a new method has been developed for hardware-efficient spike detection, which achieves state-of-the-art spike detection performance and significantly reduces the hardware complexity. Secondly, a novel thresholding mechanism for spike detection has been introduced. By incorporating firing rate information as a key determinant in establishing the spike detection threshold, we have improved the adaptiveness of spike detection. This eventually allows the spike detection to overcome the signal degradation that arises due to scar tissue growth around the recording site, thereby ensuring enduringly stable spike detection results. The long-term decoding performance, as a consequence, has also been improved notably. Thirdly, the relationship between spike detection performance and neural decoding accuracy has been investigated to be nonlinear, offering new opportunities for further reducing transmission bandwidth by at least 30\% with only minor decoding performance degradation.
In summary, this thesis presents a journey toward designing ultra-hardware-efficient spike detection algorithms and applying them to reduce the data bandwidth and improve neural decoding performance. The software-hardware co-design approach is essential for the next generation of wireless brain-machine interfaces with increased channel counts and a highly constrained hardware budget.Open Acces
Resource efficient on-node spike sorting
Current implantable brain-machine interfaces are recording multi-neuron activity by utilising multi-channel, multi-electrode micro-electrodes. With the rapid increase in recording capability has come more stringent constraints on implantable system power consumption and size. This is even more so with the increasing demand for wireless systems to increase the number of channels being monitored whilst overcoming the communication bottleneck (in transmitting raw data) via transcutaneous bio-telemetries. For systems observing unit activity, real-time spike sorting within an implantable device offers a unique solution to this problem.
However, achieving such data compression prior to transmission via an on-node spike sorting system has several challenges. The inherent complexity of the spike sorting problem arising from various factors (such as signal variability, local field potentials, background and multi-unit activity) have required computationally intensive algorithms (e.g. PCA, wavelet transform, superparamagnetic clustering). Hence spike sorting systems have traditionally been implemented off-line, usually run on work-stations. Owing to their complexity and not-so-well scalability, these algorithms cannot be simply transformed into a resource efficient hardware. On the contrary, although there have been several attempts in implantable hardware, an implementation to match comparable accuracy to off-line within the required power and area requirements for future BMIs have yet to be proposed.
Within this context, this research aims to fill in the gaps in the design towards a resource efficient implantable real-time spike sorter which achieves performance comparable to off-line methods. The research covered in this thesis target: 1) Identifying and quantifying the trade-offs on subsequent signal processing performance and hardware resource utilisation of the parameters associated with analogue-front-end. Following the development of a behavioural model of the analogue-front-end and an optimisation tool, the sensitivity of the spike sorting accuracy to different front-end parameters are quantified. 2) Identifying and quantifying the trade-offs associated with a two-stage hybrid solution to realising real-time on-node spike sorting. Initial part of the work focuses from the perspective of template matching only, while the second part of the work considers these parameters from the point of whole system including detection, sorting, and off-line training (template building). A set of minimum requirements are established which ensure robust, accurate and resource efficient operation. 3) Developing new feature extraction and spike sorting algorithms towards highly scalable systems. Based on waveform dynamics of the observed action potentials, a derivative based feature extraction and a spike sorting algorithm are proposed. These are compared with most commonly used methods of spike sorting under varying noise levels using realistic datasets to confirm their merits. The latter is implemented and demonstrated in real-time through an MCU based platform.Open Acces
Towards Next Generation Neural Interfaces: Optimizing Power, Bandwidth and Data Quality
In this paper, we review the state-of-the-art in neural interface recording architectures. Through this we identify schemes which show the trade-off between data information quality (lossiness), computation (i.e. power and area requirements) and the number of channels. These trade-offs are then extended by considering the front-end amplifier bandwidth to also be a variable. We therefore explore the possibility of band-limiting the spectral content of recorded neural signals (to save power) and investigate the effect this has on subsequent processing (spike detection accuracy). We identify the spike detection method most robust to such signals, optimize the threshold levels and modify this to exploit such a strategy.Accepted versio
- …