1,442 research outputs found

    Digit-slicing architectures for real-time digital filters

    Get PDF
    One of the many important algorithmic techniques in digital signal processing is real-time digital filtering. Modular sliced structures for digital filters have been proposed before, but the nature of implementation has been mainly constrained to non-recursive second order digital filters with positive values of coefficients. The aim of this research project is to extend this modular digit slicing concept to more practical higher order digital filters which are recursive and are of many forms (direct, nondirect, canonic, non-canonic). [Continues.

    A low-power asynchronous VLSI FIR filter

    Get PDF
    An asynchronous FIR filter, based on a Single Bit-Plane architecture with a data-dependent, dynamic-logic implementation, is presented. Its energy consumption and sample computation delay are shown to correlate approximately linearly with the total number of ones in its coeflcient-set. The proposed architecture has the property that coefficients in a Sign-Magnitude representation can be handled at negligible overhead which, for typical filter coefficient-sets, is shown to offer significant benefits to both energy consumption and throughput. Transistor level simulations show energy consumption to be lower than in previously reported designs

    Conceptual design and feasibility evaluation model of a 10 to the 8th power bit oligatomic mass memory. Volume 1: Conceptual design

    Get PDF
    The oligatomic (mirror) thin film memory technology is a suitable candidate for general purpose spaceborne applications in the post-1975 time frame. Capacities of around 10 to the 8th power bits can be reliably implemented with systems designed around a 335 million bit module. The recommended mode was determined following an investigation of implementation sizes ranging from an 8,000,000 to 100,000,000 bits per module. Cost, power, weight, volume, reliability, maintainability and speed were investigated. The memory includes random access, NDRO, SEC-DED, nonvolatility, and dual interface characteristics. The applications most suitable for the technology are those involving a large capacity with high speed (no latency), nonvolatility, and random accessing

    Optimum non linear binary image restoration through linear grey-scale operations

    Get PDF
    Non-linear image processing operators give excellent results in a number of image processing tasks such as restoration and object recognition. However they are frequently excluded from use in solutions because the system designer does not wish to introduce additional hardware or algorithms and because their design can appear to be ad hoc. In practice the median filter is often used though it is rarely optimal. This paper explains how various non-linear image processing operators may be implemented on a basic linear image processing system using only convolution and thresholding operations. The paper is aimed at image processing system developers wishing to include some non-linear processing operators without introducing additional system capabilities such as extra hardware components or software toolboxes. It may also be of benefit to the interested reader wishing to learn more about non-linear operators and alternative methods of design and implementation. The non-linear tools include various components of mathematical morphology, median and weighted median operators and various order statistic filters. As well as describing novel algorithms for implementation within a linear system the paper also explains how the optimum filter parameters may be estimated for a given image processing task. This novel approach is based on the weight monotonic property and is a direct rather than iterated method

    Повнофункціональна побітова потокова арифметика зі зменшеними витратами обладнання

    Get PDF
    Побітова потокова обробка у двійковій системі числення є одним з напрямів вирішення проблеми інформаційних зв’язків у цифровій техніці. Однак вона має обмежену функціональність через неможливість виконання побітового ділення в одному потоці з іншими арифметичними операціями. У монографії пропонується інформаційно-структурний підхід до повнофункціональної організації такої обробки на основі визначення оптимальної за витратами обладнання надлишкової системи числення та розробки у ній потокових методів і пристроїв зі зменшеними витратами обладнання для побітового виконання всіх арифметичних операцій

    Towards a GNU/Linux IEEE 802.21 Implementation

    Get PDF
    Abstract-Multiaccess mobile devices and overlapping wireless network deployments have emerged as a next generation network fixture. To make the most of all available networks, mobile devices should be capable of handing over between heterogeneous networks seamlessly and automatically. At the same time, operators should be able to steer network attachment based on their criteria. Although several cross layer mechanisms have been proposed in recent years, only the Media Independent Handover (MIH) Services framework has advanced in any of the established standardization bodies. This paper presents a blueprint for a GNU/Linux implementation of IEEE 802.21. We review the salient points of the standard, introduce our software implementation architecture, detail information gathering in GNU/Linux, and show how our prototype implementation can be used in practice. In contrast with prior published work, this paper presents a real IEEE 802.21 implementation, not an abstracted or reduced MIH-like framework, tested and empirically evaluated over real heterogeneous networks
    corecore