17 research outputs found
Recommended from our members
Design and Optimization of Networks-on-Chip for Future Heterogeneous Systems-on-Chip
Due to the tight power budget and reduced time-to-market, Systems-on-Chip (SoC) have emerged as a power-efficient solution that provides the functionality required by target applications in embedded systems. To support a diverse set of applications such as real-time video/audio processing and sensor signal processing, SoCs consist of multiple heterogeneous components, such as software processors, digital signal processors, and application-specific hardware accelerators. These components offer different flexibility, power, and performance values so that SoCs can be designed by mix-and-matching them.
With the increased amount of heterogeneous cores, however, the traditional interconnects in an SoC exhibit excessive power dissipation and poor performance scalability. As an alternative, Networks-on-Chip (NoC) have been proposed. NoCs provide modularity at design-time because
communications among the cores are isolated from their computations via standard interfaces. NoCs also exploit communication parallelism at run-time because multiple data can be transferred simultaneously.
In order to construct an efficient NoC, the communication behaviors of various heterogeneous components in an SoC must be considered with the large amount of NoC design parameters. Therefore, providing an efficient NoC design and optimization framework is critical to reduce the design
cycle and address the complexity of future heterogeneous SoCs. This is the thesis of my dissertation.
Some existing design automation tools for NoCs support very limited degrees of automation that cannot satisfy the requirements of future heterogeneous SoCs. First, these tools only support a limited number of NoC design parameters. Second, they do not provide an integrated environment for software-hardware co-development.
Thus, I propose FINDNOC, an integrated framework for the generation, optimization, and validation of NoCs for future heterogeneous SoCs. The proposed framework supports software-hardware co-development, incremental NoC design-decision model, SystemC-based NoC customization and generation, and fast system protyping with FPGA emulations.
Virtual channels (VC) and multiple physical (MP) networks are the two main alternative methods to provide better performance, support quality-of-service, and avoid protocol deadlocks in packet-switched NoC design. To examine the effect of using VCs and MPs with other NoC architectural
parameters, I completed a comprehensive comparative analysis that combines an analytical model, synthesis-based designs for both FPGAs and standard-cell libraries, and system-level simulations.
Based on the results of this analysis, I developed VENTTI, a design and simulation environment that combines a virtual platform (VP), a NoC synthesis tool, and four NoC models characterized at different abstraction levels. VENTTI facilitates an incremental decision-making process with four
NoC abstraction models associated with different NoC parameters. The selected NoC parameters can be validated by running simulations with the corresponding model instantiated in the VP.
I augmented this framework to complete FINDNOC by implementing ICON, a NoC generation and customization tool that dynamically combines and customizes synthesizable SystemC components from a predesigned library. Thanks to its flexibility and automatic network interface generation
capabilities, ICON can generate a rich variety of NoCs that can be then integrated into any Embedded Scalable Platform (ESP) architectures for fast prototying with FPGA emulations.
I designed FINDNOC in a modular way that makes it easy to augmenting it with new capabilities. This, combined with the continuous progress of the ESP design methodology, will provide a seamless SoC integration framework, where the hardware accelerators, software applications, and
NoCs can be designed, validated, and integrated simultaneously, in order to reduce the design cycle of future SoC platforms
MP SoCs including optical interconnect: technological progresses and challenges for CAD tools design
Continuous/Discrete Co-Simulation Interfaces from Formalization to Implementation
ABSTRACT
Today’s systems-on-chip are growing in complexity as a result of a higher density of
components on the same chip, and also on account of the heterogeneity of different
modules that are particular to different application domains (i.e. mechanical,
electrical, optical, biological and chemical). These systems can be found in a broad
and diverse spectrum of applications in many industries, including but not limited to
Automotive, Aerospace, Health Care and, Consumer Electronics. These multi-domain
heterogeneous systems enable new applications and the creation of new markets.
This thesis focuses on the design and the simulation of heterogeneous embedded
systems, more specifically on continuous/discrete heterogeneous systems.
Continuous-time and discrete-event models are at the core of the design of multi-domain
systems. We present here a generic, language independent methodology for the design
of continuous/discrete heterogeneous systems. This methodology is the basis for design
of a new framework providing the interfaces that are in charge with the heterogeneous
components adaptation. The methodology was successfully used for the implementation
of different continuous/discrete systems such as: a glycemia level regulator, an
analog/digital converter, a PID controller, a production chain control system and wimax
system.
Parts of the proposed methodology were adapted for the formalization, modeling and
verification of an optical network on chip.----------
RÉSUMÉ
Les systèmes sur puce sont de plus en plus complexes, pas seulement en terme de
densité de composants sur la même puce mais aussi en terme d‘hétérogénéité des
modules spécifiques pour différents domaines d’application (mécanique, électrique,
optique, biologique chimique). On retrouve ces systèmes dans un grand éventail
d’applications et dans divers industries tels que l’automobile, l’aéronautique, la santé,
l’électroniques et autres. Ces systèmes hétérogènes multi-domaine permettent de
nouvelles applications et la création de nouveaux marchés. Cette thèse se concentre sur
la conception et la simulation des systèmes hétérogènes embarqués.
Les modèles temps-continu et événement discret sont le noyau de la conception des
systèmes multi-domaine. On présente ici l’analyse de modèles d’exécution et modèles
de synchronisation des systèmes hétérogènes continu/discret, la définition d’une
méthodologie générique pour la conception des outils de co-simulation des systèmes
hétérogènes continus/discrets et la validation de la méthodologie par applications – la
réalisation d’un cadre de co-simulation pour les systèmes continu/discret. La
méthodologie exploite les techniques de vérification formelle et de la simulation. La
conception des outils de simulation est basée sur la définition d’une architecture
générique des interfaces de simulation ainsi que sur des modèles de synchronisation
vérifiés formellement. La méthodologie a été utilisée pour l’implémentation d’un
régulateur de niveau de glycémie. Une partie de la méthodologie a été adaptée pour la
formalisation, la modélisation et la vérification formelle d’un réseau optique sur puce
Design of complex integrated systems based on networks-on-chip: Trading off performance, power and reliability
The steady advancement of microelectronics is associated with an escalating number of challenges for design engineers due to both the tiny dimensions and the enormous complexity of integrated systems. Against this background, this work deals with Network-On-Chip (NOC) as the emerging design paradigm to cope with diverse issues of nanotechnology. The detailed investigations within the chapters focus on the communication-centric aspects of multi-core-systems, whereas performance, power consumption as well as reliability are considered likewise as the essential design criteria
Design Space Exploration and Resource Management of Multi/Many-Core Systems
The increasing demand of processing a higher number of applications and related data on computing platforms has resulted in reliance on multi-/many-core chips as they facilitate parallel processing. However, there is a desire for these platforms to be energy-efficient and reliable, and they need to perform secure computations for the interest of the whole community. This book provides perspectives on the aforementioned aspects from leading researchers in terms of state-of-the-art contributions and upcoming trends
Parallel and Distributed Computing
The 14 chapters presented in this book cover a wide variety of representative works ranging from hardware design to application development. Particularly, the topics that are addressed are programmable and reconfigurable devices and systems, dependability of GPUs (General Purpose Units), network topologies, cache coherence protocols, resource allocation, scheduling algorithms, peertopeer networks, largescale network simulation, and parallel routines and algorithms. In this way, the articles included in this book constitute an excellent reference for engineers and researchers who have particular interests in each of these topics in parallel and distributed computing
Low Power Memory/Memristor Devices and Systems
This reprint focusses on achieving low-power computation using memristive devices. The topic was designed as a convenient reference point: it contains a mix of techniques starting from the fundamental manufacturing of memristive devices all the way to applications such as physically unclonable functions, and also covers perspectives on, e.g., in-memory computing, which is inextricably linked with emerging memory devices such as memristors. Finally, the reprint contains a few articles representing how other communities (from typical CMOS design to photonics) are fighting on their own fronts in the quest towards low-power computation, as a comparison with the memristor literature. We hope that readers will enjoy discovering the articles within
Third International Symposium on Space Mission Operations and Ground Data Systems, part 1
Under the theme of 'Opportunities in Ground Data Systems for High Efficiency Operations of Space Missions,' the SpaceOps '94 symposium included presentations of more than 150 technical papers spanning five topic areas: Mission Management, Operations, Data Management, System Development, and Systems Engineering. The papers focus on improvements in the efficiency, effectiveness, productivity, and quality of data acquisition, ground systems, and mission operations. New technology, techniques, methods, and human systems are discussed. Accomplishments are also reported in the application of information systems to improve data retrieval, reporting, and archiving; the management of human factors; the use of telescience and teleoperations; and the design and implementation of logistics support for mission operations