86 research outputs found
Low-voltage tunable pseudo-differential transconductor with high linearity
A novel tunable transconductor is presented. Input
transistors operate in the triode region to achieve
programmable voltage-to-current conversion. These
transistors are kept in the triode region by a novel
negative feedback loop which features simplicity, low
voltage requirements, and high output resistance. A
linearity analysis is carried out which demonstrates how
the proposed transconductance tuning scheme leads to
high linearity in a wide transconductance range.
Measurement results for a 0.5 μm CMOS implementation
of the transconductor show a transconductance tuning
range of more than a decade (15 μA/V to 165 μA/V) and a
total harmonic distortion of −67 dB at 1 MHz for an input
of 1 Vpp and a supply voltage of 1.8 V
360 nW gate-driven ultra-low voltage CMOS linear transconductor with 1 MHz bandwidth and wide input range
A low voltage linear transconductor is introduced. The circuit is a pseudo differential architecture that operates with ±0.2V supplies and uses 900nA total biasing current. It employs a floating battery technique to achieve low voltage operation. The transconductor has a 1MHz bandwidth. It exhibits a SNR = 72dB, SFDR = 42dB and THD = 0.83% for a 100mVpp 10kHz sinusoidal input signal. Moreover, stability is not affected by the capacitance of the signal source. The circuit has been validated with a prototype chip fabricated in a 130nm CMOS technology.This work was supported in part by the
Agencia Estatal de Investigacion/Fondo Europeo de Desarrollo Regional under
Grant TEC2016-80396-C2. The work of Hector D. Rico-Aniles was supported
by the Mexican Consejo Nacional de Ciencia y Tecnologia for the through an
Academic Scholarship under Grant 408946
Low-voltage, low-power circuits for data communication systems
There are growing industrial demands for low-voltage supply and low-power consumption circuits and systems. This is especially true for very high integration level and very large scale integrated (VLSI) mixed-signal chips and system-on-a-chip. It is mainly due to the limited power dissipation within a small area and the costs related to the packaging and thermal management. In this research work, two low-voltage, low-power integrated circuits used for data communication systems are introduced. The first one is a high performance continuous-time linear phase filter with automatic frequency tuning. The filter can be used in hard disk driver systems and wired communication systems such as 1000Base-T transceivers. A pseudo-differential operational transconductance amplifier (OTA) based on transistors operating in triode region is used to achieve a large linear signal swing with low-voltage supplies. A common-mode (CM) control circuit that combines common-mode feedback (CMFB), common-mode feedforward (CMFF), and adaptive-bias has been proposed. With a 2.3V single supply, the filters total harmonic distortion is less than 44dB for a 2VPP differential input, which is due to the well controlled CM behavior. The ratio of the root mean square value of the ac signal to the power supply voltage is around 31%, which is much better than previous realizations. The second integrated circuit includes two LVDS drivers used for high-speed point-to-point links. By removing the stacked switches used in the conventional structures, both LVDS drivers can operate with ultra low-voltage supplies. Although the Double Current Sources (DCS) LVDS driver draws twice minimum static current as required by the signal swing, it is quite simple and achieves very high speed operation. The Switchable Current Sources (SCS) LVDS driver, by dynamically switching the current sources, draws minimum static current and reduces the power consumption by 60% compared to the previously reported LVDS drivers. Both LVDS drivers are compliant to the standards and operate at data rates up to gigabits-per-second
CMOS design of chaotic oscillators using state variables: a monolithic Chua's circuit
This paper presents design considerations for monolithic implementation of piecewise-linear (PWL) dynamic systems in CMOS technology. Starting from a review of available CMOS circuit primitives and their respective merits and drawbacks, the paper proposes a synthesis approach for PWL dynamic systems, based on state-variable methods, and identifies the associated analog operators. The GmC approach, combining quasi-linear VCCS's, PWL VCCS's, and capacitors is then explored regarding the implementation of these operators. CMOS basic building blocks for the realization of the quasi-linear VCCS's and PWL VCCS's are presented and applied to design a Chua's circuit IC. The influence of GmC parasitics on the performance of dynamic PWL systems is illustrated through this example. Measured chaotic attractors from a Chua's circuit prototype are given. The prototype has been fabricated in a 2.4- mu m double-poly n-well CMOS technology, and occupies 0.35 mm/sup 2/, with a power consumption of 1.6 mW for a +or-2.5-V symmetric supply. Measurements show bifurcation toward a double-scroll Chua's attractor by changing a bias current
Design of a Low Power 70MHz-110MHz Harmonic Rejection Filter with Class-AB Output Stage
An FM transmitter becomes the new feature in recent portable electronic
development. A low power, integrable FM transmitter filter IC is required to meet the
demand of FM transmitting feature. A low pass filter using harmonic rejection technique
along with a low power class-AB output buffer is designed to meet the current market
requirements on the FM transmitter chip.
A harmonic rejection filter is designed to filter FM square wave signal from
70MHz to 110MHz into FM sine wave signal. Based on Fourier series, the harmonic
rejection technique adds the phase shifted square waves to achieve better THD and less
high frequency harmonics. The phase shifting is realized through a frequency divider,
and the summation is implemented through a current summation circuit. A RC low pass
filter with automatic tuning is designed to further attenuate unwanted harmonics. In this
work, the filter's post layout simulation shows -53dB THD and harmonics above
800MHz attenuation of -99dB. The power consumption of the filter is less than 0.7mW.
Output buffer stage is implemented through a resistor degenerated transconductor
and a class-AB amplifier. Feedforward frequency compensation is applied to compensate the output class-AB stage, which extends the amplifier's operating
bandwidth. A fully balanced class-AB driver is proposed to unleash the driving
capability of common source output transistors. The output buffer reaches -43dB THD at
110MHz with 0.63Vpp output swing and drives 1mW into 50 load. The power
consumption of the output buffer is 7.25mW.
By using harmonic rejection technique, this work realizes the 70MHz-110MHz
FM carrier filtering using TSMC 0.18um nominal process. Above 800MHz harmonics
are attenuated to below -95dB. With 1.2V supply, the total power consumption including
output buffer is 7.95mW. The total die area is 0.946mm2
대역 외 방해신호에 내성을 가지는 광대역 수신기에 관한 연구
학위논문 (박사)-- 서울대학교 대학원 : 공과대학 전기·컴퓨터공학부, 2018. 2. 남상욱.In this thesis, a study of wideband receivers as one of the practical SDR receiver implementations is presented. The out-of-band interference signal (or blocker), which is the biggest problem of the wideband receiver is investigated, and have studied how to effectively remove it. As a result of reviewing previous studies, we have developed a wideband receiver based on the current-mode receiver structure and attempted to eliminate the blocker. The contents of the step-by-step research are as follows.
First, attention was paid to the linearity of a low-noise transconductance amplifier (LNTA), which is the base block of current-mode receivers. In current-mode receivers, the LNTA should have a high transconductance (Gm) value to achieve a low noise figure, but a high Gm value results in low linearity. To solve this trade-off, we proposed a linearization method of transconductors. The proposed technique eliminates the third-order intermodulation distortion (IMD3) in a feed-forward manner using two paths. A transconductor having a transconductance of 2Gm is disposed in the main path, and an amplifier having a gain of ∛2 and a Gm-sized transconductor are located in the auxiliary path. This structure allows for some fundamental signal loss but cancel the IMD3 component at the output. As a result, the entire transconductor circuit can have high linearity due to the removed IMD3 component. We have designed a reconfigurable high-pass filter using a linearized transconductor and have demonstrated its performance. The fabricated circuit achieved a high input-referred third-order intercept point(IIP3) performance of 19.4 dBm.
Then, a further improved linearized transconductor is designed. Since the linearized transconductors have a high noise figure due to the additional circuitry used for linearization, we have proposed a more suitable form for application to LNTA through noise figure analysis. The improved LNTA is designed to operate in low noise mode when there is no blocker, and can be switched to operate in high linearity mode when the blocker exists. We also applied noise cancelling techniques to the receiver to improve the noise figure performance of the wideband receiver circuit. A feedback path has been added to the current-mode receiver structure consisting of the LNTA, the mixer and the baseband transimpedance amplifier (TIA), and the noise signal can be detected using this path. This feedback path also maintains the input matching of the receiver to 50 Ω in a wide bandwidth. By adding an auxiliary path to the receiver, the in-band signal is amplified and the detected noise is removed from the baseband. The completed circuit exhibited wideband performance from 0.025 GHz to 2 GHz and IIP3 performance of -6.9 dBm in the high linearity mode.
Finally, we designed a double noise-cancelling wideband receiver circuit by improving the performance of a wideband receiver with high immunity to blocker signals. In previous receivers, the LNTA was operated in two modes depending on the situation. In the improved receiver, the Gm ratio of the linearized LNTA was changed and the RF noise-cancelling technique was applied. The input matching and noise cancelling scheme introduced in the previous circuit was also applied and a wideband receiver circuit was designed to perform double noise-cancelling. As a result, the linearization and noise-cancellation of LNTA could be achieved at the same time, and the completed receiver circuit showed high IIP3 performance of 5 dBm with minimum noise figure of 1.4 dB.
In conclusion, this thesis proposed a linearization technique for transconductor circuit and designed a wideband receiver based on current-mode receiver. The designed receiver circuit experimentally verified that it has low noise figure performance and high IIP3 performance and is tolerant to out-of-band blocker signals.Chapter 1. Introduction 1
1.1. Motivation of Wideband Receiver Architecture 2
1.2. Challenges in Designing Wideband Receiver 7
1.3. Prior Researches 13
1.3.1. N-Path Filter 14
1.3.2. Feed-Forward Blocker Filtering 16
1.3.3. Current-Mode Receiver 18
1.4. Research Objectives and Thesis Organization 22
Chapter 2. Transconductor Linearization Technique and Design of Tunable High-pass Filter 24
2.1. Transconductor Linearization Technique 27
2.2. Design of Tunable High-pass Filter 36
2.3. Measurement Results 41
2.4. Conclusions 46
Chapter 3. Wideband Noise-Cancelling Receiver Front-End Using Linearized Transconductor 47
3.1. Low-Noise Transconductance Amplifier Based on Linearized Transconductor 49
3.2. Wideband Noise-Cancelling Receiver Architecture 58
3.3. Measurement Results 64
3.4. Conclusions 70
Chapter 4. Blocker-Tolerant Wideband Double Noise-Cancelling Receiver Front-End 71
4.1. Linearized Noise-Cancelling Low-Noise Transconductance Amplifier 73
4.2. Wideband Double Noise-Cancelling Receiver Front-End 83
4.3. Measurement Results 90
4.4. Conclusions 97
Chapter 5. Conclusions 98
Bibliography 102
Abstract in Korean 112Docto
Design, Analysis, and Simulation of a Jitter Reduction Circuit (JRC) System at 1GHz
The clock signal is considered as the “heartbeat” of a digital system yet jitter which is a variation on the arrival time of the clock edge, could undermine the overall performance or even cause failures on the system. Deterministic jitter could be reduced during the designing process however random jitter during operation is somehow less-controllable and unavoidable. Being able to remove jitter on the clock would therefore play a vital role in system performance improvement.
This thesis implements a 1GHz fully feedforward jitter reduction circuit (JRC) which can be used as an on-chip IP core at clock tree terminals to provide a low jitter clock signal to a local clock network or be used at the clock insertion point to reduce jitter from an off chip signal. It can also be stand-alone and used on PCB designs to reduce jitter on the high-frequency clock signal used on the board. This jitter attenuation circuit is implemented using IBM CMHV7SF 180nm MOSFET process, demonstrates a jitter reduction of at least 8dB at 1GHz with 33ps rms Gaussian random jitter (for a 200ps peak-to-peak randomly changing rising edge input signal)
Recommended from our members
Circuits and architectures for the implementation of broadband channelizers
Broadband spectrum channelizers sub-divide a broadband input spectrum into multiple sub-bands, where each of the sub-bands is down-converted and further processed at baseband. These designs can help to relax baseband design specifications. For example, baseband analog-to-digital converters (ADCs) that process the sub-bands at the channelizer output see only a part of the incident spectrum. The sampling frequency, and potentially the dynamic range of each sub-band ADC can thus be relaxed, compared to the case where a single ADC is used to digitize the full spectrum.
Spectrum channelizers can be used for multiple applications. These designs can be used as general-purpose hybrid frequency-and-time domain ADCs. The designs can also be employed for spectrum analysis, as well as for wireless communication applications.
In this dissertation, two circuit techniques for the implementation of broadband channelizers are proposed. A frequency-translational feedback-based interference canceler for attenuating large interferers at the output of the front-end low-noise amplifier (LNA) of a channelizer is shown. The design uses harmonic rejection mixers (HRMs) with embedded frequency synthesis capability. While channelizers reduce the bandwidth and potentially the dynamic range of the baseband ADCs, the analog signal paths in the channelizer can be broadband. Consequently the dynamic range required of the analog section of a sub-band path can still be limited by the presence of large signals in other, potentially distant parts of the spectrum. The demonstrated design is useful for relaxing the dynamic range requirement of the analog section that follows the front-end LNA in a channelizer. Reduction of the harmonic response and the frequency synthesizer tuning-range is also achieved in this design.
Second, a two-stage HRM is proposed which shares the same bias current between the RF and baseband stages, thus reducing the power consumption. Issues arising from bias-current sharing, such as the 1/f noise of the RF stage and potential degradation of the 2nd harmonic response are identified, and circuit techniques are introduced to mitigate these potential degradation mechanisms.Electrical and Computer Engineerin
Nonlinearity and noise modeling of operational transconductance amplifiers for continuous time analog filters
A general framework for performance optimization of continuous-time OTA-C
(Operational Transconductance Amplifier-Capacitor) filters is proposed. Efficient
procedures for evaluating nonlinear distortion and noise valid for any filter of arbitrary
order are developed based on the matrix description of a general OTA-C filter model .
Since these procedures use OTA macromodels, they can be used to obtain the results
significantly faster than transistor-level simulation. In the case of transient analysis, the
speed-up may be as much as three orders of magnitude without almost no loss of
accuracy. This makes it possible to carry out direct numerical optimization of OTA-C
filters with respect to important characteristics such as noise performance, THD, IM3,
DR or SNR. On the other hand, the general OTA-C filter model allows us to apply
matrix transforms that manipulate (rescale) filter element values and/or change topology
without changing its transfer function. The above features are a basis to build automated
optimization procedures for OTA-C filters. In particular, a systematic optimization
procedure using equivalence transformations is proposed. The research also proposes
suitable software implementations of the optimization process. The first part of the
research proposes a general performance optimization procedure and to verify the
process two application type examples are mentioned. An application example of the
proposed approach to optimal block sequencing and gain distribution of 8th order
cascade Butterworth filter (for two variants of OTA topologies) is given. Secondly the
modeling tool is used to select the best suitable topology for a 5th order Bessel Low Pass
Filter. Theoretical results are verified by comparing to transistor-level simulation withCADENCE. For the purpose of verification, the filters have also been fabricated in
standard 0.5mm CMOS process.
The second part of the research proposes a new linearization technique to
improve the linearity of an OTA using an Active Error Feedforward technique. Most
present day applications require very high linear circuits combined with low noise and
low power consumption. An OTA based biquad filter has also been fabricated in 0.35mm
CMOS process. The measurement results for the filter and the stand alone OTA have
been discussed. The research focuses on these issues
- …