Sorry, we couldn’t find any results for “Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance: A case study in 65nm.”.

Double check your search request for any spelling errors or try a different search term.