111 research outputs found
Layout Decomposition for Quadruple Patterning Lithography and Beyond
For next-generation technology nodes, multiple patterning lithography (MPL)
has emerged as a key solution, e.g., triple patterning lithography (TPL) for
14/11nm, and quadruple patterning lithography (QPL) for sub-10nm. In this
paper, we propose a generic and robust layout decomposition framework for QPL,
which can be further extended to handle any general K-patterning lithography
(K4). Our framework is based on the semidefinite programming (SDP)
formulation with novel coloring encoding. Meanwhile, we propose fast yet
effective coloring assignment and achieve significant speedup. To our best
knowledge, this is the first work on the general multiple patterning
lithography layout decomposition.Comment: DAC'201
Scalable Multiple Patterning Layout Decomposition Implemented by a Distribution Evolutionary Algorithm
As the feature size of semiconductor technology shrinks to 10 nm and beyond,
the multiple patterning lithography (MPL) attracts more attention from the
industry. In this paper, we model the layout decomposition of MPL as a
generalized graph coloring problem, which is addressed by a distribution
evolutionary algorithm based on a population of probabilistic model (DEA-PPM).
DEA-PPM can strike a balance between decomposition results and running time,
being scalable for varied settings of mask number and lithography resolution.
Due to its robustness of decomposition results, this could be an alternative
technique for multiple patterning layout decomposition in next-generation
technology nodes
DSA-aware multiple patterning for the manufacturing of vias: Connections to graph coloring problems, IP formulations, and numerical experiments
In this paper, we investigate the manufacturing of vias in integrated
circuits with a new technology combining lithography and Directed Self Assembly
(DSA). Optimizing the production time and costs in this new process entails
minimizing the number of lithography steps, which constitutes a generalization
of graph coloring. We develop integer programming formulations for several
variants of interest in the industry, and then study the computational
performance of our formulations on true industrial instances. We show that the
best integer programming formulation achieves good computational performance,
and indicate potential directions to further speed-up computational time and
develop exact approaches feasible for production
Layout decomposition for triple patterning lithography
Nowadays the semiconductor industry is continuing to advance the limits of physics as the feature size of the chip keeps shrinking. Products of the 22 nm technology node are already available on the market, and there are many ongoing research studies for the 14/10 nm technology nodes and beyond. Due to the physical limitations, the traditional 193 nm immersion lithography is facing huge challenges in fabricating such tiny features. Several types of next-generation lithography techniques have been discussed for years, such as {\em extreme ultra-violet} (EUV) lithography, {\em E-beam direct write}, and {\em block copolymer directed self-assembly} (DSA). However, the source power for EUV is still an unresolved issue. The low throughput of E-beam makes it impractical for massive productions. DSA is still under calibration in research labs and is not ready for massive industrial deployment.
Traditionally features are fabricated under single litho exposure. As feature size becomes smaller and smaller, single exposure is no longer adequate in satisfying the quality requirements. {\em Double patterning lithography} (DPL) utilizes two litho exposures to manufacture features on the same layer. Features are assigned to two masks, with each mask going through a separate litho exposure. With one more mask, the effective pitch is doubled, thus greatly enhancing the printing resolution. Therefore, DPL has been widely recognized as a feasible lithography solution in the sub-22 nm technology node. However, as the technology continues to scale down to 14/10 nm and beyond, DPL begins to show its limitations as it introduces a high number of stitches, which increases the manufacturing cost and potentially leads to functional errors of the circuits. {\em Triple pattering lithography} (TPL) uses three masks to print the features on the same layer, which further enhances the printing resolution. It is a natural extension for DPL with three masks available, and it is one of the most promising solutions for the 14/10 nm technology node and beyond.
In this thesis, TPL decomposition for standard-cell-based designs is extensively studied. We proposed a polynomial time triple patterning decomposition algorithm which guarantees finding a TPL decomposition if one exists. For complex designs with stitch candidates, our algorithm is able to find a solution with the optimal number of stitches. For standard-cell-based designs, there are additional coloring constraints where the same type of cell should be fabricated following the same pattern. We proposed an algorithm that is guaranteed to find a solution when one exists. The framework of the algorithm is also extended to pattern-based TPL decompositions, where the cost of a decomposition can be minimized given a library of different patterns. The polynomial time TPL algorithm is further optimized in terms of runtime and memory while keeping the solution quality unaffected. We also studied the TPL aware detailed placement problem, where our approach is guaranteed to find a legal detailed placement satisfying TPL coloring constraints as well as minimizing the {\em half-perimeter wire length} (HPWL).
Finally, we studied the problem of performance variations due to mask misalignment in {\em multiple patterning decompositions} (MPL). For advanced technology nodes, process variations (mainly mask misalignment) have significant influences on the quality of fabricated circuits, and often lead to unexpected power/timing degenerations. Mask misalignment would complicate the way of simulating timing closure if engineers do not understand the underlying effects of mask misalignment, which only exists in multiple patterning decompositions. We mathematically proved the worst-case scenarios of coupling capacitance incurred by mask misalignment in MPL decompositions. A graph model is proposed which is guaranteed to compute the tight upper bound on the worst-case coupling capacitance of any MPL decompositions for a given layout
Scanning evanescent wave lithography for sub-22nm generations
Current assumptions for the limits of immersion optical lithography include NA values at 1.35, largely based on the lack of high-index materials. In this research we have been working with ultra-high NA evanescent wave lithography (EWL) where the NA of the projection system is allowed to exceed the corresponding acceptance angle of one or more materials of the system. This approach is made possible by frustrating the total internal reflection (TIR) evanescent field into propagation. With photoresist as the frustrating media, the allowable gap for adequate exposure latitude is in the sub-100 nm range. Through static imaging, we have demonstrated the ability to resolve 26 nm half-pitch features at 193 nm and 1.85 NA using existing materials. Such imaging could lead to the attainment of 13 nm half-pitch through double patterning. In addition, a scanning EWL imaging system was designed, prototyped with a two-stage gap control imaging head including a DC noise canceling carrying air-bearing, and a AC noise canceling piezoelectric transducer with real-time closed-loop feedback from gap detection. Various design aspects of the system including gap detection, feedback actuation, prism design and fabrication, software integration, and scanning scheme have been carefully considered to ensure sub-100 nm scanning. Experiments performed showed successful gap gauging at sub-100 nm scanning height. Scanning EWL results using a two-beam interference imaging approach achieved pattern resolution comparable to static EWL imaging results. With this scanning EWL approach and the imaging head developed, optical lithography becomes extendable to sub-22 nm generations
Structural Color 3D Printing By Shrinking Photonic Crystals
The rings, spots and stripes found on some butterflies, Pachyrhynchus
weevils, and many chameleons are notable examples of natural organisms
employing photonic crystals to produce colorful patterns. Despite advances in
nanotechnology, we still lack the ability to print arbitrary colors and shapes
in all three dimensions at this microscopic length scale. Commercial nanoscale
3D printers based on two-photon polymerization are incapable of patterning
photonic crystal structures with the requisite ~300 nm lattice constant to
achieve photonic stopbands/ bandgaps in the visible spectrum and generate
colors. Here, we introduce a means to produce 3D-printed photonic crystals with
a 5x reduction in lattice constants (periodicity as small as 280 nm), achieving
sub-100-nm features with a full range of colors. The reliability of this
process enables us to engineer the bandstructures of woodpile photonic crystals
that match experiments, showing that observed colors can be attributed to
either slow light modes or stopbands. With these lattice structures as 3D color
volumetric elements (voxels), we printed 3D microscopic scale objects,
including the first multi-color microscopic model of the Eiffel Tower measuring
only 39-microns tall with a color pixel size of 1.45 microns. The technology to
print 3D structures in color at the microscopic scale promises the direct
patterning and integration of spectrally selective devices, such as photonic
crystal-based color filters, onto free-form optical elements and curved
surfaces
Recommended from our members
Lithography aware physical design and layout optimization for manufacturability
textAs technology continues to scale down, semiconductor manufacturing with 193nm lithography is greatly challenging because the required half pitch size is beyond the resolution limit. In order to bridge the gap between design requirements and manufacturing limitations, various resolution enhancement techniques have been proposed to avoid potentially problematic patterns and to improve product yield. In addition, co-optimization between design performance and manufacturability can further provide flexible and significant yield improvement, and it has become necessary for advanced technology nodes. This dissertation presents the methodologies to consider the lithography impact in different design stages to improve layout manufacturability. Double Patterning Lithography (DPL) has been a promising solution for sub-22nm node volume production. Among DPL techniques, self-aligned double patterning (SADP) provides good overlay controllability when two masks are not aligned perfectly. However, SADP process places several limitations on design flexibility and still exists many challenges in physical design stages. Starting from the early design stage, we analyze the standard cell designs and construct a set of SADP-aware cell placement candidates, and show that placement legalization based on this SADP awareness information can effectively resolve DPL conflicts. In the detailed routing stage, we propose a new routing cost formulation based on SADP-compliant routing guidelines, and achieve routing and layout decomposition simultaneously. In the case that limited routing perturbation is allowed, we propose a post-routing flow based on lithography simulation and lithography-aware design rules. Both routing methods, one in detailed routing stage and one in post routing stage, reduce DPL conflicts/violations significantly with negligible wire length impact. In the layout decomposition stage, layout modification is restricted and thus the manufacturability is even harder to guaranteed. By taking the advantage of complementary lithography, we present a new layout decomposition approach with e-beam cutting, which optimizes SADP overlay error and e-beam lithography throughput simultaneously. After the mask layout is defined, optical proximity correction (OPC) is one of the resolution enhancement techniques that is commonly required to compensate the image distortion from the lithography process. We propose an inverse lithography technique to solve the OPC problem considering design target and process window co-optimization. Our mask optimization is pixel based and thus can enable better contour fidelity. In the final physical verification stage, a complex and time-consuming lithography simulation needs to be performed to identify faulty patterns. We provide a classification method based on support vector machine and principle component analysis that detects lithographic hotspots efficiently and accurately.Electrical and Computer Engineerin
- …