2,631 research outputs found
Recommended from our members
Charge Trap Transistors (CTT): Turning Logic Transistors into Embedded Non-Volatile Memory for Advanced High-k/Metal Gate CMOS Technologies
While need for embedded non-volatile memory (eNVM) in modern computing systems continues to grow rapidly, the options have been limited due to integration and scaling challenges as well as operational voltage incompatibilities. Introduced in this work is a unique multi-time programmable memory (MTPM) solution for advanced high-k/metal-gate (HKMG) CMOS technologies which turns as-fabricated standard logic transistors into eNVM elements, without the need for any process adders or additional masks. These logic transistors, when employed as eNVM elements, are dubbed âCharge Trap Transistorsâ (CTTs). The fundamental device physics, principles of operation, and technological breakthroughs required for employing logic transistors as eNVM are presented. Implementation of CTT eNVM in 32 nm, 22 nm, 14 nm, and 7 nm production technologies has been realized and demonstrated in this work. The emerging memory technology landscape and the space that the CTT technology occupies therein are examined.The motivation behind this work is to develop an eNVM technology that is completely process/mask-free, multi-time programmable, operable at low/logic-compatible voltages, scalable, and secure. The CTT technology satisfies all of the aforementioned criteria. CTTs offer a data retention lifetime of > 10 years at 125 ïżœC and an operation temperature range of -55ïżœ-125ïżœ C. Hardware results demonstrate an endurance of > 10^4 program/erase cycles which is more than adequate for most embedded applications. Hardware security enhancement, on-chip reconfigurable encryption, firmware, BIOS, chip ID, redundancy, repair at wafer and module test and in the field, performance tailoring, and chip configuration are a few of the applications of CTT eNVM. Moreover, the CTT array in its native (unprogrammed) state measures very well as an entropy source for potential PUF (Physically Unclonable Function) applications such as identification, authentication, anti-counterfeiting, secure boot, and cryptographic IP. In addition to the numerous digital applications, CTTs can also be utilized as an analog memory for applications like neuromorphic computing for machine learning (ML) and artificial intelligence (AI)
Synthesis of silicon nanocrystal memories by sputter deposition
In Silizium-Nanokristall-Speichern werden im Gate-Oxid eines Feldeffekttransistors eingebettete Silizium Nanokristalle genutzt, um Elektronen lokal zu speichern. Die gespeicherte Ladung bestimmt dann den Zustand der Speicherzelle. Ein wichtiger Aspekt in der Technologie dieser Speicher ist die Erzeugung der Nanokristalle mit einerwohldefinierten GröĂenverteilung und einem bestimmten Konzentrationsprofil im Gate-Oxid. In der vorliegenden Arbeit wurde dazu ein sehr flexibler Ansatz untersucht: die thermische Ausheilung von SiO2/SiOx (x < 2) Stapelschichten. Es wurde ein Sputterverfahren entwickelt, das die Abscheidung von SiO2 und SiOx Schichten beliebiger Zusammensetzung erlaubt. Die Bildung der Nanokristalle wurde in AbhĂ€ngigkeit vom Ausheilregime und der SiOx Zusammensetzung charakterisiert, wobei unter anderem Methoden wie Photolumineszenz, Infrarot-Absorption, spektroskopische Ellipsometrie und Elektronenmikroskopie eingesetzt wurden. Anhand von MOS-Kondensatoren wurden die elektrischen Eigenschaften derart hergestellter Speicherzellen untersucht. Die FunktionalitĂ€t der durch Sputterverfahren hergestellten Nanokristall-Speicher wurde erfolgreich nachgewiesen.In silicon nanocrystal memories, electronic charge is discretely stored in isolated silicon nanocrystals embedded in the gate oxide of a field effect transistor. The stored charge determines the state of the memory cell. One important aspect in the technology of silicon nanocrystal memories is the formation of nanocrystals near the SiO2-Si interface, since both, the size distribution and the depth profile of the area density of nanocrystals must be controlled. This work has focussed on the formation of gate oxide stacks with embedded nanocrystals using a very flexible approach: the thermal annealing of SiO2/SiOx (x < 2) stacks. A sputter deposition method allowing to deposit SiO2 and SiOx films of arbitrary composition has been developed and optimized. The formation of Si NC during thermal annealing of SiOX has been investigated experimentally as a function of SiOx composition and annealing regime using techniques such as photoluminescence, infrared absorption, spectral ellipsometry, and electron microscopy. To proof the concept, silicon nanocrystal memory capacitors have been prepared and characterized. The functionality of silicon nanocrystal memory devices based on sputtered gate oxide stacks has been successfully demonstrated
Synthesis of silicon nanocrystal memories by sputter deposition
In Silizium-Nanokristall-Speichern werden im Gate-Oxid eines Feldeffekttransistors eingebettete Silizium Nanokristalle genutzt, um Elektronen lokal zu speichern. Die gespeicherte Ladung bestimmt dann den Zustand der Speicherzelle. Ein wichtiger Aspekt in der Technologie dieser Speicher ist die Erzeugung der Nanokristalle mit einerwohldefinierten GröĂenverteilung und einem bestimmten Konzentrationsprofil im Gate-Oxid. In der vorliegenden Arbeit wurde dazu ein sehr flexibler Ansatz untersucht: die thermische Ausheilung von SiO2/SiOx (x < 2) Stapelschichten. Es wurde ein Sputterverfahren entwickelt, das die Abscheidung von SiO2 und SiOx Schichten beliebiger Zusammensetzung erlaubt. Die Bildung der Nanokristalle wurde in AbhĂ€ngigkeit vom Ausheilregime und der SiOx Zusammensetzung charakterisiert, wobei unter anderem Methoden wie Photolumineszenz, Infrarot-Absorption, spektroskopische Ellipsometrie und Elektronenmikroskopie eingesetzt wurden. Anhand von MOS-Kondensatoren wurden die elektrischen Eigenschaften derart hergestellter Speicherzellen untersucht. Die FunktionalitĂ€t der durch Sputterverfahren hergestellten Nanokristall-Speicher wurde erfolgreich nachgewiesen.In silicon nanocrystal memories, electronic charge is discretely stored in isolated silicon nanocrystals embedded in the gate oxide of a field effect transistor. The stored charge determines the state of the memory cell. One important aspect in the technology of silicon nanocrystal memories is the formation of nanocrystals near the SiO2-Si interface, since both, the size distribution and the depth profile of the area density of nanocrystals must be controlled. This work has focussed on the formation of gate oxide stacks with embedded nanocrystals using a very flexible approach: the thermal annealing of SiO2/SiOx (x < 2) stacks. A sputter deposition method allowing to deposit SiO2 and SiOx films of arbitrary composition has been developed and optimized. The formation of Si NC during thermal annealing of SiOX has been investigated experimentally as a function of SiOx composition and annealing regime using techniques such as photoluminescence, infrared absorption, spectral ellipsometry, and electron microscopy. To proof the concept, silicon nanocrystal memory capacitors have been prepared and characterized. The functionality of silicon nanocrystal memory devices based on sputtered gate oxide stacks has been successfully demonstrated
Low-temperature amorphous oxide semiconductors for thin-film transistors and memristors: physical insights and applications
While amorphous oxides semiconductors (AOS), namely InGaZnO (IGZO), have found market application in the display industry, their disruptive properties permit to envisage for more advanced concepts such as System-on-Panel (SoP) in which AOS devices could be used for addressing (and readout) of sensors and displays, for communication, and even for memory as oxide memristors are candidates for the next-generation memories. This work concerns the application of AOS for these applications considering the low thermal budgets (< 180 °C) required for flexible, low cost and alternative substrates. For maintaining low driving voltages, a sputtered multicomponent/multi-layered high-Îș dielectric (Ta2O5+SiO2) was developed for low temperature IGZO TFTs which permitted high performance without sacrificing reliability and stability. Devicesâ performance under temperature was investigated and the bias and temperature dependent mobility was modelled and included in TCAD simulation. Even for IGZO compositions yielding very high thermal activation, circuit topologies for counteracting both this and the bias stress effect were suggested. Channel length scaling of the devices was investigated, showing that operation for radio frequency identification (RFID) can be achieved without significant performance deterioration from short channel effects, which are attenuated by the high-Îș dielectric, as is shown in TCAD simulation. The applicability of these devices in SoP is then exemplified by suggesting a large area flexible radiation sensing system with on-chip clock-generation, sensor matrix addressing and signal read-out, performed by the IGZO TFTs. Application for paper electronics was also shown, in which TCAD simulation was used to investigate on the unconventional floating gate structure. AOS memristors are also presented, with two distinct operation modes that could be envisaged for data storage or for synaptic applications. Employing typical TFT methodologies and materials, these are ease to integrate in oxide SoP architectures
Defect Induced Aging and Breakdown in High-k Dielectrics
abstract: High-k dielectrics have been employed in the metal-oxide semiconductor field effect transistors (MOSFETs) since 45 nm technology node. In this MOSFET industry, Mooreâs law projects the feature size of MOSFET scales half within every 18 months. Such scaling down theory has not only led to the physical limit of manufacturing but also raised the reliability issues in MOSFETs. After the incorporation of HfO2 based high-k dielectrics, the stacked oxides based gate insulator is facing rather challenging reliability issues due to the vulnerable HfO2 layer, ultra-thin interfacial SiO2 layer, and even messy interface between SiO2 and HfO2. Bias temperature instabilities (BTI), hot channel electrons injections (HCI), stress-induced leakage current (SILC), and time dependent dielectric breakdown (TDDB) are the four most prominent reliability challenges impacting the lifetime of the chips under use.
In order to fully understand the origins that could potentially challenge the reliability of the MOSFETs the defects induced aging and breakdown of the high-k dielectrics have been profoundly investigated here. BTI aging has been investigated to be related to charging effects from the bulk oxide traps and generations of Si-H bonds related interface traps. CVS and RVS induced dielectric breakdown studies have been performed and investigated. The breakdown process is regarded to be related to oxygen vacancies generations triggered by hot hole injections from anode. Post breakdown conduction study in the RRAM devices have shown irreversible characteristics of the dielectrics, although the resistance could be switched into high resistance state.Dissertation/ThesisDoctoral Dissertation Electrical Engineering 201
Flash Memory Devices
Flash memory devices have represented a breakthrough in storage since their inception in the mid-1980s, and innovation is still ongoing. The peculiarity of such technology is an inherent flexibility in terms of performance and integration density according to the architecture devised for integration. The NOR Flash technology is still the workhorse of many code storage applications in the embedded world, ranging from microcontrollers for automotive environment to IoT smart devices. Their usage is also forecasted to be fundamental in emerging AI edge scenario. On the contrary, when massive data storage is required, NAND Flash memories are necessary to have in a system. You can find NAND Flash in USB sticks, cards, but most of all in Solid-State Drives (SSDs). Since SSDs are extremely demanding in terms of storage capacity, they fueled a new wave of innovation, namely the 3D architecture. Today â3Dâ means that multiple layers of memory cells are manufactured within the same piece of silicon, easily reaching a terabit capacity. So far, Flash architectures have always been based on "floating gate," where the information is stored by injecting electrons in a piece of polysilicon surrounded by oxide. On the contrary, emerging concepts are based on "charge trap" cells. In summary, flash memory devices represent the largest landscape of storage devices, and we expect more advancements in the coming years. This will require a lot of innovation in process technology, materials, circuit design, flash management algorithms, Error Correction Code and, finally, system co-design for new applications such as AI and security enforcement
- âŠ