85 research outputs found
IC3 modulo theories via implicit predicate abstraction
We present a novel approach for generalizing the IC3 algorithm for invariant checking from finite-state to infinite-state transition systems, expressed over some background theories. The procedure is based on a tight integration of IC3 with Implicit (predicate) Abstraction, a technique that expresses abstract transitions without computing explicitly the abstract system and is incremental with respect to the addition of predicates. In this scenario, IC3 operates only at the Boolean level of the abstract state space, discovering inductive clauses over the abstraction predicates. Theory reasoning is confined within the underlying SMT solver, and applied transparently when performing satisfiability checks. When the current abstraction allows for a spurious counterexample, it is refined by discovering and adding a sufficient set of new predicates. Importantly, this can be done in a completely incremental manner, without discarding the clauses found in the previous search. The proposed approach has two key advantages. First, unlike current SMT generalizations of IC3, it allows to handle a wide range of background theories without relying on ad-hoc extensions, such as quantifier elimination or theory-specific clause generalization procedures, which might not always be available, and can moreover be inefficient. Second, compared to a direct exploration of the concrete transition system, the use of abstraction gives a significant performance improvement, as our experiments demonstrate
Counterexample-Guided Prophecy for Model Checking Modulo the Theory of Arrays
We develop a framework for model checking infinite-state systems by
automatically augmenting them with auxiliary variables, enabling
quantifier-free induction proofs for systems that would otherwise require
quantified invariants. We combine this mechanism with a counterexample-guided
abstraction refinement scheme for the theory of arrays. Our framework can thus,
in many cases, reduce inductive reasoning with quantifiers and arrays to
quantifier-free and array-free reasoning. We evaluate the approach on a wide
set of benchmarks from the literature. The results show that our implementation
often outperforms state-of-the-art tools, demonstrating its practical
potential.Comment: 23 pages, 1 figure, 1 table, extended version of paper to be
published in International Conference on Tools and Algorithms for the
Construction and Analysis of Systems 202
The JKind Model Checker
JKind is an open-source industrial model checker developed by Rockwell
Collins and the University of Minnesota. JKind uses multiple parallel engines
to prove or falsify safety properties of infinite state models. It is portable,
easy to install, performance competitive with other state-of-the-art model
checkers, and has features designed to improve the results presented to users:
inductive validity cores for proofs and counterexample smoothing for test-case
generation. It serves as the back-end for various industrial applications.Comment: CAV 201
Formal Analysis and Verification of Max-Plus Linear Systems
Max-Plus Linear (MPL) systems are an algebraic formalism with practical
applications in transportation networks, manufacturing and biological systems.
In this paper, we investigate the problem of automatically analyzing the
properties of MPL, taking into account both structural properties such as
transient and cyclicity, and the open problem of user-defined temporal
properties. We propose Time-Difference LTL (TDLTL), a logic that encompasses
the delays between the discrete time events governed by an MPL system, and
characterize the problem of model checking TDLTL over MPL. We first consider a
framework based on the verification of infinite-state transition systems, and
propose an approach based on an encoding into model checking. Then, we leverage
the specific features of MPL systems to devise a highly optimized,
combinational approach based on Satisfiability Modulo Theory (SMT). We
experimentally evaluate the features of the proposed approaches on a large set
of benchmarks. The results show that the proposed approach substantially
outperforms the state of the art competitors in expressiveness and
effectiveness, and demonstrate the superiority of the combinational approach
over the reduction to model checking.Comment: 28 pages (including appendixes
The xSAP Safety Analysis Platform
This paper describes the xSAP safety analysis platform. xSAP provides several
model-based safety analysis features for finite- and infinite-state synchronous
transition systems. In particular, it supports library-based definition of
fault modes, an automatic model extension facility, generation of safety
analysis artifacts such as Dynamic Fault Trees (DFTs) and Failure Mode and
Effects Analysis (FMEA) tables. Moreover, it supports probabilistic evaluation
of Fault Trees, failure propagation analysis using Timed Failure Propagation
Graphs (TFPGs), and Common Cause Analysis (CCA). xSAP has been used in several
industrial projects as verification back-end, and is currently being evaluated
in a joint R&D Project involving FBK and The Boeing Company
Unbounded Scalable Hardware Verification.
Model checking is a formal verification method that has been successfully applied to real-world hardware and software designs. Model checking tools, however, encounter the so-called state-explosion problem, since the size of the state spaces of such designs is exponential in the number of their state elements. In this thesis, we address this problem by exploiting the power of two complementary approaches: (a) counterexample-guided abstraction and refinement (CEGAR) of the design's datapath; and (b) the recently-introduced incremental induction algorithms for approximate reachability. These approaches are well-suited for the verification of control-centric properties in hardware designs consisting of wide datapaths and complex control logic. They also handle most complex design errors in typical hardware designs. Datapath abstraction prunes irrelevant bit-level details of datapath elements, thus greatly reducing the size of the state space that must be analyzed and allowing the verification to be focused on the control logic, where most errors originate. The induction-based approximate reachability algorithms offer the potential of significantly reducing the number of iterations needed to prove/disprove given properties by avoiding the implicit or explicit enumeration of reachable states. Our implementation of this verification framework, which we call the Averroes system, extends the approximate reachability algorithms at the bit level to first-order logic with equality and uninterpreted functions. To facilitate this extension, we formally define the solution space and state space of the abstract transition system produced by datapath abstraction. In addition, we develop an efficient way to represent sets of abstract solutions involving present- and next-states and a systematic way to project such solutions onto the space of just the present-state variables. To further increase the scalability of the Averroes verification system, we introduce the notion of structural abstraction, which extends datapath abstraction with two optimizations for better classification of state variables as either datapath or control, and with efficient memory abstraction techniques. We demonstrate the scalability of this approach by showing that Averroes significantly outperforms bit-level verification on a number of industrial benchmarks.PhDComputer Science and EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttp://deepblue.lib.umich.edu/bitstream/2027.42/133375/1/suholee_1.pd
Proceedings of the 21st Conference on Formal Methods in Computer-Aided Design – FMCAD 2021
The Conference on Formal Methods in Computer-Aided Design (FMCAD) is an annual conference on the theory and applications of formal methods in hardware and system verification. FMCAD provides a leading forum to researchers in academia and industry for presenting and discussing groundbreaking methods, technologies, theoretical results, and tools for reasoning formally about computing systems. FMCAD covers formal aspects of computer-aided system design including verification, specification, synthesis, and testing
Software Model Checking with Uninterpreted Functions
Software model checkers attempt to algorithmically synthesize an inductive
proof that a piece of software is safe.
Such proofs are composed of complex logical assertions about program variables
and control structures, and are computationally expensive to produce.
Our unifying motivation is to increase the efficiency of verifying software
control behavior despite its dependency on data.
Control properties include important topics such as mutual exclusion, safe
privilege elevation, and proper usage of networking and other APIs.
These concerns motivate our techniques and evaluations.
Our approach integrates an efficient abstraction procedure based on the logic
of equality with uninterpreted functions (EUF) into the core of a modern model
checker.
Our checker, called euforia, targets control properties by treating a
program's data operations and relations as uninterpreted functions and
predicates, respectively.
This reduces the cost of building inductive proofs, especially for verifying
control relationships in the presence of complex but irrelevant data
processing.
We show that our method is sound and terminates.
We provide a ground-up implementation and
evaluate the abstraction on a variety of software verification benchmarks.
We show how to extend this abstraction to memory-manipulating programs.
By judicious abstraction of array operations to EUF, we show that we can
directly reason about array reads and adaptively learn lemmas
about array writes leading to significant performance improvements over
existing approaches.
We show that our abstraction of array operations completely eliminates much of
the array theory reasoning otherwise required.
We report on experiments with and without abstraction and compare our checker
to the state of the art.
Programs with procedures pose unique difficulties and opportunities.
We show how to retrofit a model checker not supporting procedures so that it
supports modular analysis of programs with non-recursive procedures.
This technique applies to euforia as well as other logic-based algorithms.
We show that this technique enables logical assertions about procedure bodies
to be reused at different call sites.
We report on experiments on software benchmarks compared to the alternative of
inlining all procedures.PHDComputer Science & EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttp://deepblue.lib.umich.edu/bitstream/2027.42/168092/1/dlbueno_1.pd
Global Guidance for Local Generalization in Model Checking
SMT-based model checkers, especially IC3-style ones, are currently the most
effective techniques for verification of infinite state systems. They infer
global inductive invariants via local reasoning about a single step of the
transition relation of a system, while employing SMT-based procedures, such as
interpolation, to mitigate the limitations of local reasoning and allow for
better generalization. Unfortunately, these mitigations intertwine model
checking with heuristics of the underlying SMT-solver, negatively affecting
stability of model checking. In this paper, we propose to tackle the
limitations of locality in a systematic manner. We introduce explicit global
guidance into the local reasoning performed by IC3-style algorithms. To this
end, we extend the SMT-IC3 paradigm with three novel rules, designed to
mitigate fundamental sources of failure that stem from locality. We instantiate
these rules for the theory of Linear Integer Arithmetic and implement them on
top of SPACER solver in Z3. Our empirical results show that GSPACER, SPACER
extended with global guidance, is significantly more effective than both SPACER
and sole global reasoning, and, furthermore, is insensitive to interpolation.Comment: Published in CAV 202
- …