Point-Focus Concentration Compact Telescoping Array: EESP Option 1 Phase Final Report for Public Release

Orbital ATK, in partnership with Mark ONeill LLC (MOLLC) and SolAero Technologies Corp., has developed a novel solar array platform, PFC-CTA, which provides a significant advance in performance and cost reduction compared to all currently available space solar systems. PFC refers to the Point Focus Concentration of light provided by MOLLCs thin, flat Fresnel optics. These lenses focus light to a point of approximately 100 times the intensity of the ambient light, onto a solar cell of approximately 1/25th the size of the lens. CTA stands for Compact Telescoping Array1, which is the solar array blanket structural platform originally devised by NASA and currently being advanced by Orbital ATK and partners under NASA and AFRL funding to a projected TRL 5+ by late-2018. The NASA Game Changing Development Extreme Environment Solar Power (EESP) Option 1 Phase study has enabled Orbital ATK to generate and refine component designs, perform component level and system performance analyses, and test prototype hardware of the key elements of PFC-CTA, and increased the TRL of PFC-specific technology elements to TRL ~5. Key performance metrics currently projected are as follows: Scalability from 300 kW per wing (AM0); Specific Power > 250 W/kg (BoL, AM0); Stowage Efficiency > 60 kW/m3; 5:1 margin on pointing tolerance vs. capability; >50% launched cost savings; Wide range of operability between Venus and Saturn by active and/or passive thermal management

Circuit designs for low-power and SEU-hardened systems

The desire to have smaller and faster portable devices is one of the primary motivations for technology scaling. Though advancements in device physics are moving at a very good pace, they might not be aggressive enough for now-a-day technology scaling trends. As a result, the MOS devices used for present day integrated circuits are pushed to the limit in terms of performance, power consumption and robustness, which are the most critical criteria for almost all applications. Secondly, technology advancements have led to design of complex chips with increasing chip densities and higher operating speeds. The design of such high performance complex chips (microprocessors, digital signal processors, etc) has massively increased the power dissipation and, as a result, the operating temperatures of these integrated circuits. In addition, due to the aggressive technology scaling the heat withstanding capabilities of the circuits is reducing, thereby increasing the cost of packaging and heat sink units. This led to the increase in prominence for smarter and more robust low-power circuit and system designs. Apart from power consumption, another criterion affected by technology scaling is robustness of the design, particularly for critical applications (security, medical, finance, etc). Thus, the need for error free or error immune designs. Until recently, radiation effects were a major concern in space applications only. With technology scaling reaching nanometer level, terrestrial radiation has become a growing concern. As a result Single Event Upsets (SEUs) have become a major challenge to robust designs. Single event upset is a temporary change in the state of a device due to a particle strike (usually from the radiation belts or from cosmic rays) which may manifest as an error at the output. This thesis proposes a novel method for adaptive digital designs to efficiently work with the lowest possible power consumption. This new technique improves options in performance, robustness and power. The thesis also proposes a new dual data rate flipflop, which reduces the necessary clock speed by half, drastically reducing the power consumption. This new dual data rate flip-flop design culminates in a proposed unique radiation hardened dual data rate flip-flop, Firebird\u27. Firebird offers a valuable addition to the future circuit designs, especially with the increasing importance of the Single Event Upsets (SEUs) and power dissipation with technology scaling.\u2