2,541 research outputs found
A 10-bit Charge-Redistribution ADC Consuming 1.9 μW at 1 MS/s
This paper presents a 10 bit successive approximation ADC in 65 nm CMOS that benefits from technology scaling. It meets extremely low power requirements by using a charge-redistribution DAC that uses step-wise charging, a dynamic two-stage comparator and a delay-line-based controller. The ADC requires no external reference current and uses only one external supply voltage of 1.0 V to 1.3 V. Its supply current is proportional to the sample rate (only dynamic power consumption). The ADC uses a chip area of approximately 115--225 μm2. At a sample rate of 1 MS/s and a supply voltage of 1.0 V, the 10 bit ADC consumes 1.9 μW and achieves an energy efficiency of 4.4 fJ/conversion-step
A radiation-hard dual-channel 12-bit 40 MS/s ADC prototype for the ATLAS liquid argon calorimeter readout electronics upgrade at the CERN LHC
The readout electronics upgrade for the ATLAS Liquid Argon Calorimeters at
the CERN Large Hadron Collider requires a radiation-hard ADC. The design of a
radiation-hard dual-channel 12-bit 40 MS/s pipeline ADC for this use is
presented. The design consists of two pipeline A/D channels each with four
Multiplying Digital-to-Analog Converters followed by 8-bit
Successive-Approximation-Register analog-to-digital converters. The custom
design, fabricated in a commercial 130 nm CMOS process, shows a performance of
67.9 dB SNDR at 10 MHz for a single channel at 40 MS/s, with a latency of 87.5
ns (to first bit read out), while its total power consumption is 50 mW/channel.
The chip uses two power supply voltages: 1.2 and 2.5 V. The sensitivity to
single event effects during irradiation is measured and determined to meet the
system requirements
- …