97,385 research outputs found
Evaluation of Web applications through simulation of Web designs
University of Technology, Sydney. Faculty of Engineering.The development of Web applications continues to pose numerous difficulties for Web developers due to the inherent complexity of the projects. Although methodologies have been proposed to tackle the development of these projects, they are especially concerned with setting guidelines and defining tasks to better structure the design phase. For this purpose, several design models have been developed and used in the design of Web applications, providing a suitable level of abstraction and independence from a specific implementation. However, the other phases of the Software Development Cycle have not received the same level of attention from researchers. In particular, the test phase is lacking in theory and tools to effectively and efficiently verify the project requirements. Evaluation of the functional requirements of a system under development is commonly done by its partial implementation and test. This requires the development and coding of a prototype of the system to be able to verify the design. Furthermore, this prototyping effort could be partially or totally in vain if tests find that the design does not meet the intended requirements.
This research argues that it is possible to simulate Web application design models for the verification of functional requirements. Furthermore, it claims that simulation is able to provide as much functional information as an implementation would. The research proposes a multi-layer Web-design Simulation Model, which was developed to enable simulation of Web application designs and takes into consideration developers’ key design concerns. Furthermore, a Web-design Description Language was especially developed to provide meaningful simulation of design models. It borrows concepts from the hardware engineering field where simulation is extensively used for design verification. By performing simulation directly on the designs, the need for prototyping for functional evaluation is reduced or no longer necessary and verification of the requirements can be performed as soon as a design is available. This has the potential to contribute to a faster Software Development Cycle of Web applications.
To prove the feasibility of the simulation and the meaningfulness of its application, an experiment on a selected Web application design was conducted. This entailed a comparison between the implementation and simulation results for the functional requirements evaluation. The comparison was performed by assessing the functional content and information of the results that both methods provided. The comparison showed that, although both are suitable for verification of functional requirements, the proposed Simulation Model provides additional functional information and a more intuitive analysis for the evaluation of Web application designs
Accelerating Mixed-Abstraction SystemC Models on Multi-Core CPUs and GPUs
Functional verification is a critical part in the hardware design process cycle, and it contributes for nearly two-thirds of the overall development time. With increasing complexity of hardware designs and shrinking time-to-market constraints, the time and resources spent on functional verification has increased considerably. To mitigate the increasing cost of functional verification, research and academia have been engaged in proposing techniques for improving the simulation of hardware designs, which is a key technique used in the functional verification process. However, the proposed techniques for accelerating the simulation of hardware designs do not leverage the performance benefits offered by multiprocessors/multi-core and heterogeneous processors available today.
With the growing ubiquity of powerful heterogeneous computing systems, which integrate multi-processor/multi-core systems with heterogeneous processors such as GPUs, it is important to utilize these computing systems to address the functional verification bottleneck. In this thesis, I propose a technique for accelerating SystemC simulations across multi-core CPUs and GPUs.
In particular, I focus on accelerating simulation of SystemC models that are described at both the Register-Transfer Level (RTL) and Transaction Level (TL) abstractions.
The main contributions of this thesis are: 1.) a methodology for accelerating the simulation of mixed abstraction SystemC models defined at the RTL and TL abstractions on multi-core CPUs and GPUs and 2.) An open-source static framework for parsing, analyzing, and performing source-to-source translation of identified portions of a SystemC model for execution on multi-core CPUs and GPUs
Recommended from our members
Parallel Multi-core Verilog HDL Simulation
In the era of multi-core computing, the push for creating true parallel applications that can run on individual CPUs is on the rise. Application of parallel discrete event simulation (PDES) to hardware design verification looks promising, given the complexity of today’s hardware designs. Unfortunately, the challenges imposed by lack of inherent parallelism, suboptimal design partitioning, synchronization and communication overhead, and load balancing, render this approach largely ineffective. This thesis presents three techniques for accelerating simulation at three levels of abstraction namely, RTL, functional gate-level (zero-delay) and gate-level timing. We review contemporary solutions and then propose new ways of speeding up simulation at the three levels of abstraction. We demonstrate the effectiveness of the proposed approaches on several industrial hardware designs
On the Verification of a WiMax Design Using Symbolic Simulation
In top-down multi-level design methodologies, design descriptions at higher
levels of abstraction are incrementally refined to the final realizations.
Simulation based techniques have traditionally been used to verify that such
model refinements do not change the design functionality. Unfortunately, with
computer simulations it is not possible to completely check that a design
transformation is correct in a reasonable amount of time, as the number of test
patterns required to do so increase exponentially with the number of system
state variables. In this paper, we propose a methodology for the verification
of conformance of models generated at higher levels of abstraction in the
design process to the design specifications. We model the system behavior using
sequence of recurrence equations. We then use symbolic simulation together with
equivalence checking and property checking techniques for design verification.
Using our proposed method, we have verified the equivalence of three WiMax
system models at different levels of design abstraction, and the correctness of
various system properties on those models. Our symbolic modeling and
verification experiments show that the proposed verification methodology
provides performance advantage over its numerical counterpart.Comment: In Proceedings SCSS 2012, arXiv:1307.802
Integrated design for integrated photonics: from the physical to the circuit level and back
Silicon photonics is maturing rapidly on a technology basis, but design challenges are still prevalent. We discuss these challenges and explain how design of photonic integrated circuits needs to be handled on both the circuit as on the physical level. We also present a number of tools based on the IPKISS design framework
Formal and Informal Methods for Multi-Core Design Space Exploration
We propose a tool-supported methodology for design-space exploration for
embedded systems. It provides means to define high-level models of applications
and multi-processor architectures and evaluate the performance of different
deployment (mapping, scheduling) strategies while taking uncertainty into
account. We argue that this extension of the scope of formal verification is
important for the viability of the domain.Comment: In Proceedings QAPL 2014, arXiv:1406.156
From FPGA to ASIC: A RISC-V processor experience
This work document a correct design flow using these tools in the Lagarto RISC- V Processor and the RTL design considerations that must be taken into account, to move from a design for FPGA to design for ASIC
Semantic programming model-based design
For a generic flexible efficient array antenna receiver platform a hierarchical tiled architecture has been proposed, giving a heterogeneous multi-processor system-on-chip (MPSoC), multiple chips on a board (MCoB) and multiple boards in a system (MBiS). A wide range of MPSoCs are predicted to be used in the near future but how to efficiently apply these designs remains an issue. We will advocate a model-based design approach and propose a single semantic (programming) model for representing the specification, design and implementation and allowing for verification, simulation, architecture definition and design space exploration.\ud
\ud
A single model for specification, (formal or functional) verification, simulation and programming an MPSoC has obvious as well as some less obvious advantages. It allows for model-based design down to the implementation, especially for hierarchical MPSoC architectures. Partitioning and mapping of the functionality to an architecture is commonly done manually. Using the proposed approach the feasibility of (partly) automated design space exploration is discussed for determining either a partitioning and mapping for a given architecture or an optimal architecture based on set constraints.\ud
\ud
The proposed hierarchical tiled architecture provides a flexible reconfigurable solution, however partitioning, mapping, modeling and programming such systems remains an issue. The proposed approach tackles these problems at a higher conceptual level, thereby exploiting the inherent composability and parallelism available in the formalism. Design space explorations is facilitated by allowing transformations between different partitionings and mappings. However, the generic applicability and limitations of this approach will need to be researched further.\ud
\u
Model-based dependability analysis : state-of-the-art, challenges and future outlook
Abstract: Over the past two decades, the study of model-based dependability analysis has gathered significant research interest. Different approaches have been developed to automate and address various limitations of classical dependability techniques to contend with the increasing complexity and challenges of modern safety-critical system. Two leading paradigms have emerged, one which constructs predictive system failure models from component failure models compositionally using the topology of the system. The other utilizes design models - typically state automata - to explore system behaviour through fault injection. This paper reviews a number of prominent techniques under these two paradigms, and provides an insight into their working mechanism, applicability, strengths and challenges, as well as recent developments within these fields. We also discuss the emerging trends on integrated approaches and advanced analysis capabilities. Lastly, we outline the future outlook for model-based dependability analysis
- …