1,955 research outputs found
High-Level Design for Ultra-Fast Software Defined Radio Prototyping on Multi-Processors Heterogeneous Platforms
International audienceThe design of Software Defined Radio (SDR) equipments (terminals, base stations, etc.) is still very challenging. We propose here a design methodology for ultra-fast prototyping on heterogeneous platforms made of GPPs (General Purpose Processors), DSPs (Digital Signal Processors) and FPGAs (Field Programmable Gate Array). Lying on a component-based approach, the methodology mainly aims at automating as much as possible the design from an algorithmic validation to a multi-processing heterogeneous implementation. The proposed methodology is based on the SynDEx CAD design approach, which was originally dedicated to multi-GPPs networks. We show how this was changed so that it is made appropriate with an embedded context of DSP. The implication of FPGAs is then addressed and integrated in the design approach with very little restrictions. Apart from a manual HW/SW partitioning, all other operations may be kept automatic in a heterogeneous processing context. The targeted granularity of the components, which are to be assembled in the design flow, is roughly the same size as that of a FFT, a filter or a Viterbi decoder for instance. The re-use of third party or pre-developed IPs is a basis for this design approach. Thanks to the proposed design methodology it is possible to port "ultra" fast a radio application over several platforms. In addition, the proposed design methodology is not restricted to SDR equipment design, and can be useful for any real-time embedded heterogeneous design in a prototyping context
MARTE based modeling approach for Partial Dynamic Reconfigurable FPGAs
International audienceAs System-on-Chip (SoC) architectures become pivotal for designing embedded systems, the SoC design complexity continues to increase exponentially necessitating the need to find new design methodologies. In this paper we present a novel SoC co-design methodology based on Model Driven Engineering using the MARTE (Modeling and Analysis of Real-time and Embedded Systems) standard. This methodology is utilized to model fine grain reconfigurable architectures such as FPGAs and extends the standard to integrate new features such as Partial Dynamic Reconfiguration supported by modern FPGAs. The goal is to carry out modeling at a high abstraction level expressed in UML (Unified Modeling Language) and following transformations of these models, automatically generate the code necessary for FPGA implementation
From MARTE to dynamically reconfigurable FPGAs : Introduction of a control extension in a model based design flow
System-on-Chip (SoC) can be considered as a particular case of embedded systems and has rapidly became a de-facto solution for implement- ing these complex systems. However, due to the continuous exponential rise in SoC's design complexity, there is a critical need to find new seamless method- ologies and tools to handle the SoC co-design aspects. This paper addresses this issue and proposes a novel SoC co-design methodology based on Model Driven Engineering (MDE) and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard proposed by OMG (Object Management Group), in order to raise the design abstraction levels. Extensions of this standard have enabled us to move from high level specifications to execution platforms such as reconfigurable FPGAs; and allow to implement the notion of Partial Dy- namic Reconfiguration supported by current FPGAs. The overall objective is to carry out system modeling at a high abstraction level expressed in UML (Unified Modeling Language); and afterwards, transform these high level mod- els into detailed enriched lower level models in order to automatically generate the necessary code for final FPGA synthesis
SdrLift: A Domain-Specific Intermediate Hardware Synthesis Framework for Prototyping Software-Defined Radios
Modern design of Software-Defined Radio (SDR) applications is based on Field Programmable Gate Arrays (FPGA) due to their ability to be configured into solution architectures that are well suited to domain-specific problems while achieving the best trade-off between performance, power, area, and flexibility. FPGAs are well known for rich computational resources, which traditionally include logic, register, and routing resources. The increased technological advances have seen FPGAs incorporating more complex components that comprise sophisticated memory blocks, Digital Signal Processing (DSP) blocks, and high-speed interfacing to Gigabit Ethernet (GbE) and Peripheral Component Interconnect Express (PCIe) bus. Gateware for programming FPGAs is described at a lowlevel of design abstraction using Register Transfer Language (RTL), typically using either VHSIC-HDL (VHDL) or Verilog code. In practice, the low-level description languages have a very steep learning curve, provide low productivity for hardware designers and lack readily available open-source library support for fundamental designs, and consequently limit the design to only hardware experts. These limitations have led to the adoption of High-Level Synthesis (HLS) tools that raise design abstraction using syntax, semantics, and software development notations that are well-known to most software developers. However, while HLS has made programming of FPGAs more accessible and can increase the productivity of design, they are still not widely adopted in the design community due to the low-level skills that are still required to produce efficient designs. Additionally, the resultant RTL code from HLS tools is often difficult to decipher, modify and optimize due to the functionality and micro-architecture that are coupled together in a single High-Level Language (HLL). In order to alleviate these problems, Domain-Specific Languages (DSL) have been introduced to capture algorithms at a high level of abstraction with more expressive power and providing domain-specific optimizations that factor in new transformations and the trade-off between resource utilization and system performance. The problem of existing DSLs is that they are designed around imperative languages with an instruction sequence that does not match the hardware structure and intrinsics, leading to hardware designs with system properties that are unconformable to the high-level specifications and constraints. The aim of this thesis is, therefore, to design and implement an intermediatelevel framework namely SdrLift for use in high-level rapid prototyping of SDR applications that are based on an FPGA. The SdrLift input is a HLL developed using functional language constructs and design patterns that specify the structural behavior of the application design. The functionality of the SdrLift language is two-fold, first, it can be used directly by a designer to develop the SDR applications, secondly, it can be used as the Intermediate Representation (IR) step that is generated by a higher-level language or a DSL. The SdrLift compiler uses the dataflow graph as an IR to structurally represent the accelerator micro-architecture in which the components correspond to the fine-level and coarse-level Hardware blocks (HW Block) which are either auto-synthesized or integrated from existing reusable Intellectual Property (IP) core libraries. Another IR is in the form of a dataflow model and it is used for composition and global interconnection of the HW Blocks while making efficient interfacing decisions in an attempt to satisfy speed and resource usage objectives. Moreover, the dataflow model provides rules and properties that will be used to provide a theoretical framework that formally analyzes the characteristics of SDR applications (i.e. the throughput, sample rate, latency, and buffer size among other factors). Using both the directed graph flow (DFG) and the dataflow model in the SdrLift compiler provides two benefits: an abstraction of the microarchitecture from the high-level algorithm specifications and also decoupling of the microarchitecture from the low-level RTL implementation. Following the IR creation and model analyses is the VHDL code generation which employs the low-level optimizations that ensure optimal hardware design results. The code generation process per forms analysis to ensure the resultant hardware system conforms to the high-level design specifications and constraints. SdrLift is evaluated by developing representative SDR case studies, in which the VHDL code for eight different SDR applications is generated. The experimental results show that SdrLift achieves the desired performance and flexibility, while also conserving the hardware resources utilized
FPGA dynamic and partial reconfiguration : a survey of architectures, methods, and applications
Dynamic and partial reconfiguration are key differentiating capabilities of field programmable gate arrays (FPGAs). While they have been studied extensively in academic literature, they find limited use in deployed systems. We review FPGA reconfiguration, looking at architectures built for the purpose, and the properties of modern commercial architectures. We then investigate design flows, and identify the key challenges in making reconfigurable FPGA systems easier to design. Finally, we look at applications where reconfiguration has found use, as well as proposing new areas where this capability places FPGAs in a unique position for adoption
Development of a Multi-Standard Protocol Using Software Defined Radio for a Mobile Station Transceiver
In this thesis, the Software Defined Radio Digital Control System (SDR DCS) has
been developed to perform a multi-standard protocol of the handset using the GSM
and CDMA systems. The SDR DCS was designed for the SDR based band digital
transceiver of the handset as a control and protocol software to control and handle
the operation of the handset when roaming between different protocols; it could
easily and quickly let the handset reconfigure with the future protocol; it configured
the handset with either of the GSM or CDMA protocol software, and scheduled for
reconfiguration of the handset with the second protocol in sequence. The SDR DCS
controls the download of the specific air interface environment.
In order to implement the whole design in software, the design had to go through
three stages. The first stage was to do all the design steps in the software using
generic computing resources such as Hardware Description Language (HDL), with
the top-level design for each protocol. The second stage was to define a logic circuit
to perform the signal processing for each protocol; this step was applied after the
simulation and synthesis, and eventually programming that circuit into the FPGA board. The third stage was to use the FPGA to implement the functions required for
each protocol which constitutes the multi-standard protocol.
The VHDL files were created for each element of the GSM and CDMA protocols.
The GSM related system was developed with encoders and decoders linked to the
channel model. The CDMA related system was designed with a transmitter to
encode the user’s data into wide bandwidth using a reverse link channel and a
synchronized receiver to receive the signal from the forward link channel and decode
the wide bandwidth to recover the base band user’s data.
The Synopsys™ software package was used for the design, synthesis and simulation
of the SDR base band platform. The simulation tools used include the Model Sim
and System Studio. Meanwhile, the Xilinx ISE 9.2i was used as the synthesis tool.
The results of the simulated and synthesized top-level design files were downloaded
into the Xilinx XSA-3S1000 FPGA board. The waveforms for the GSM and CDMA
outputs approximately matched the ones seen in the oscilloscope for the FPGA
output pin. This proved that the SDR DCS had successfully implemented its task,
according to the objectives of the design
Accelerating FPGA-Based Wi-Fi Transceiver Design and Prototyping by High-Level Synthesis
Field-Programmable Gate Array (FPGA)-based Software-Defined Radio (SDR) is
well-suited for experimenting with advanced wireless communication systems, as
it allows to alter the architecture promptly while obtaining high performance.
However, programming the FPGA using a Hardware Description Language (HDL) is a
time-consuming task for FPGA developers and difficult for software developers,
which limits the potential of SDR. High-Level Synthesis (HLS) tools aid the
designers by allowing them to program on a higher layer of abstraction.
However, if not carefully designed, it may lead to a degradation in computing
performance or significant increase in resource utilization. This work shows
that it is feasible to design modern Orthogonal Frequency Division Multiplex
(OFDM) baseband processing modules like channel estimation and equalization
using HLS without sacrificing performance and to integrate them in an HDL
design to form a fully-operational FPGA-based Wi-Fi (IEEE 802.11a/g/n)
transceiver. Starting from no HLS experience, a design with minor overhead in
terms of latency and resource utilization as compared to the HDL approach was
created in less than one month. We show the readability of the sequential logic
as coded in HLS, and discuss the lessons learned from the approach taken and
the benefits it brings for further design and experimentation. The FPGA design
generated by HLS was verified to be bit-true with its MATLAB implementation in
simulation. Furthermore, we show its practical performance when deployed on a
System-on-Chip (SoC)-based SDR using a professional wireless connectivity
tester.Comment: 7 pages, extended version of poster accepted at FCCM 202
Modeling reconfigurable Systems-on-Chips with UML MARTE profile: an exploratory analysis
International audienceReconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible nature. However due to the tremendous amount of hardware resources available in these systems, new design methodologies and tools are required to reduce their design complexity. In this paper we present an exploratory analysis for specification of these systems, while utilizing the UML MARTE (Modeling and Analysis of Real-time and Embedded Systems) profile. Our contributions permit us to model fine grain reconfigurable FPGA based SoC architectures while extending the profile to integrate new features such as Partial Dynamic Reconfiguration supported by these modern systems. Finally we present the current limitations of the MARTE profile and ask some open questions regarding how these high level models can be effectively used as input for commercial FPGA simulation and synthesis tools. Solutions to these questions can help in creating a design flow from high level models to synthesis, placement and execution of these reconfigurable SoCs
- …