5,554 research outputs found

    A survey of scan-capture power reduction techniques

    Get PDF
    With the advent of sub-nanometer geometries, integrated circuits (ICs) are required to be checked for newer defects. While scan-based architectures help detect these defects using newer fault models, test data inflation happens, increasing test time and test cost. An automatic test pattern generator (ATPG) exercise’s multiple fault sites simultaneously to reduce test data which causes elevated switching activity during the capture cycle. The switching activity results in an IR drop exceeding the devices under test (DUT) specification. An increase in IR-drop leads to failure of the patterns and may cause good DUTs to fail the test. The problem is severe during at-speed scan testing, which uses a functional rated clock with a high frequency for the capture operation. Researchers have proposed several techniques to reduce capture power. They used various methods, including the reduction of switching activity. This paper reviews the recently proposed techniques. The principle, algorithm, and architecture used in them are discussed, along with key advantages and limitations. In addition, it provides a classification of the techniques based on the method used and its application. The goal is to present a survey of the techniques and prepare a platform for future development in capture power reduction during scan testing

    Optical MEMS

    Get PDF
    Optical microelectromechanical systems (MEMS), microoptoelectromechanical systems (MOEMS), or optical microsystems are devices or systems that interact with light through actuation or sensing at a micro- or millimeter scale. Optical MEMS have had enormous commercial success in projectors, displays, and fiberoptic communications. The best-known example is Texas Instruments’ digital micromirror devices (DMDs). The development of optical MEMS was impeded seriously by the Telecom Bubble in 2000. Fortunately, DMDs grew their market size even in that economy downturn. Meanwhile, in the last one and half decade, the optical MEMS market has been slowly but steadily recovering. During this time, the major technological change was the shift of thin-film polysilicon microstructures to single-crystal–silicon microsructures. Especially in the last few years, cloud data centers are demanding large-port optical cross connects (OXCs) and autonomous driving looks for miniature LiDAR, and virtual reality/augmented reality (VR/AR) demands tiny optical scanners. This is a new wave of opportunities for optical MEMS. Furthermore, several research institutes around the world have been developing MOEMS devices for extreme applications (very fine tailoring of light beam in terms of phase, intensity, or wavelength) and/or extreme environments (vacuum, cryogenic temperatures) for many years. Accordingly, this Special Issue seeks to showcase research papers, short communications, and review articles that focus on (1) novel design, fabrication, control, and modeling of optical MEMS devices based on all kinds of actuation/sensing mechanisms; and (2) new developments of applying optical MEMS devices of any kind in consumer electronics, optical communications, industry, biology, medicine, agriculture, physics, astronomy, space, or defense

    Micro-SPI Sediment Profile Imaging Micro-Inspector

    Get PDF
    This project was proposed by Dr. Brian Paavo through a desire to more easily study the benthic sediment layers of the ocean. To do so, he asked us to build a simple and compact machine for use in sediment profile imagery (SPI). Although devices like this already exist, they are all large scale devices that require a ship with a crane to deploy, which is expensive and time consuming. Instead, he desired a “micro” SPI, which is capable of being deployed from a small vessel that can easily navigate shallow waters. Our interpretation of these requirements was as follows: a less than 10kg device that can easily be deployed by hand by a single person, and can capture 600dpi images in a 20mm deep section of sediment at an underwater depth of up to 30 m. The device we ended up building has a 50m long tether, and can in theory stay water tight to up to 150m underwater, although it has only been tested in 10m deep water. Our device is also around 5kg in weight, making it easily usable by a single person. Lastly, it has two 8mp cameras, both with a viewing area of approximately 25mm, which should give a theoretical resolution of much greater than 600dpi, although we could not verify the true resolution due to insufficiently detailed calibration charts. We also added a controller with a screen that is capable of receiving a live video feed from the probe, as well as reviewing previously captured images Therefore, we feel the device meets the requirements previously set out for this project, and has even met some of the “stretch” goals set out by our sponsor. While some features are missing, and the device would be expensive to mass produce in its current state, overall we feel it is a very solid prototype and proof of concept that can refined into a commercial product

    Techniques for Improving Security and Trustworthiness of Integrated Circuits

    Get PDF
    The integrated circuit (IC) development process is becoming increasingly vulnerable to malicious activities because untrusted parties could be involved in this IC development flow. There are four typical problems that impact the security and trustworthiness of ICs used in military, financial, transportation, or other critical systems: (i) Malicious inclusions and alterations, known as hardware Trojans, can be inserted into a design by modifying the design during GDSII development and fabrication. Hardware Trojans in ICs may cause malfunctions, lower the reliability of ICs, leak confidential information to adversaries or even destroy the system under specifically designed conditions. (ii) The number of circuit-related counterfeiting incidents reported by component manufacturers has increased significantly over the past few years with recycled ICs contributing the largest percentage of the total reported counterfeiting incidents. Since these recycled ICs have been used in the field before, the performance and reliability of such ICs has been degraded by aging effects and harsh recycling process. (iii) Reverse engineering (RE) is process of extracting a circuit’s gate-level netlist, and/or inferring its functionality. The RE causes threats to the design because attackers can steal and pirate a design (IP piracy), identify the device technology, or facilitate other hardware attacks. (iv) Traditional tools for uniquely identifying devices are vulnerable to non-invasive or invasive physical attacks. Securing the ID/key is of utmost importance since leakage of even a single device ID/key could be exploited by an adversary to hack other devices or produce pirated devices. In this work, we have developed a series of design and test methodologies to deal with these four challenging issues and thus enhance the security, trustworthiness and reliability of ICs. The techniques proposed in this thesis include: a path delay fingerprinting technique for detection of hardware Trojans, recycled ICs, and other types counterfeit ICs including remarked, overproduced, and cloned ICs with their unique identifiers; a Built-In Self-Authentication (BISA) technique to prevent hardware Trojan insertions by untrusted fabrication facilities; an efficient and secure split manufacturing via Obfuscated Built-In Self-Authentication (OBISA) technique to prevent reverse engineering by untrusted fabrication facilities; and a novel bit selection approach for obtaining the most reliable bits for SRAM-based physical unclonable function (PUF) across environmental conditions and silicon aging effects

    Modular MRI Guided Device Development System: Development, Validation and Applications

    Get PDF
    Since the first robotic surgical intervention was performed in 1985 using a PUMA industrial manipulator, development in the field of surgical robotics has been relatively fast paced, despite the tremendous costs involved in developing new robotic interventional devices. This is due to the clear advantages to augmented a clinicians skill and dexterity with the precision and reliability of computer controlled motion. A natural extension of robotic surgical intervention is the integration of image guided interventions, which give the promise of reduced trauma, procedure time and inaccuracies. Despite magnetic resonance imaging (MRI) being one of the most effective imaging modalities for visualizing soft tissue structures within the body, MRI guided surgical robotics has been frustrated by the high magnetic field in the MRI image space and the extreme sensitivity to electromagnetic interference. The primary contributions of this dissertation relate to enabling the use of direct, live MR imaging to guide and assist interventional procedures. These are the two focus areas: creation both of an integrated MRI-guided development platform and of a stereotactic neural intervention system. The integrated series of modules of the development platform represent a significant advancement in the practice of creating MRI guided mechatronic devices, as well as an understanding of design requirements for creating actuated devices to operate within a diagnostic MRI. This knowledge was gained through a systematic approach to understanding, isolating, characterizing, and circumventing difficulties associated with developing MRI-guided interventional systems. These contributions have been validated on the levels of the individual modules, the total development system, and several deployed interventional devices. An overview of this work is presented with a summary of contributions and lessons learned along the way

    Integrated widely tunable laser systems at 1300 and 1550 nm as swept sources for optical coherence tomography

    Get PDF

    Integrated widely tunable laser systems at 1300 and 1550 nm as swept sources for optical coherence tomography

    Get PDF

    AI/ML Algorithms and Applications in VLSI Design and Technology

    Full text link
    An evident challenge ahead for the integrated circuit (IC) industry in the nanometer regime is the investigation and development of methods that can reduce the design complexity ensuing from growing process variations and curtail the turnaround time of chip manufacturing. Conventional methodologies employed for such tasks are largely manual; thus, time-consuming and resource-intensive. In contrast, the unique learning strategies of artificial intelligence (AI) provide numerous exciting automated approaches for handling complex and data-intensive tasks in very-large-scale integration (VLSI) design and testing. Employing AI and machine learning (ML) algorithms in VLSI design and manufacturing reduces the time and effort for understanding and processing the data within and across different abstraction levels via automated learning algorithms. It, in turn, improves the IC yield and reduces the manufacturing turnaround time. This paper thoroughly reviews the AI/ML automated approaches introduced in the past towards VLSI design and manufacturing. Moreover, we discuss the scope of AI/ML applications in the future at various abstraction levels to revolutionize the field of VLSI design, aiming for high-speed, highly intelligent, and efficient implementations

    Mercury Orbiter: Report of the Science Working Team

    Get PDF
    The results are presented of the Mercury Orbiter Science Working Team which held three workshops in 1988 to 1989 under the auspices of the Space Physics and Planetary Exploration Divisions of NASA Headquarters. Spacecraft engineering and mission design studies at the Jet Propulsion Lab were conducted in parallel with this effort and are detailed elsewhere. The findings of the engineering study, summarized herein, indicate that spin stabilized spacecraft carrying comprehensive particles and fields experiments and key planetology instruments in high elliptical orbits can survive and function in Mercury orbit without costly sun shields and active cooling systems
    • …
    corecore