73 research outputs found

    Ring-Type Magnitude Modulation for LINC: A Pragmatic Approach to the Efficiency Challenge

    Get PDF
    This paper considers the use of the linear amplification with nonlinear components (LINC) technique for the power amplification of spectrally compact offset quadrature phase shift keying (OQPSK) signals allowing the use of highly efficient, low cost, and strongly nonlinear high power amplifiers (HPAs). However, the performance of the LINC signal separation and power combining procedures decreases with the rise of the signal’s peak-to-average power ratio (PAPR). A new ringtype magnitude modulation (RMM) method is proposed for OQPSK signals that limits both its maximum and minimum complex envelope excursions avoiding zero crossings, without spreading the transmitted signal’s spectrum. The performance results show that bandlimited OQPSK signals whose envelope have low fluctuations produce LINC components with a narrower spectrum, with a considerable impact on the LINC transmitter regardless of the type of combiner chosen: when using a passive/matched combiner, the transmitter’s power efficiency is significantly increased without spreading the combined signal’s spectrum; for the highly efficient non-linear Chireix combiner there is a reduction of the amount of spectral leakage produced by nonlinearly combining the LINC signal components. Finally, an iterative decoding scheme is also proposed, which employs estimates of the received symbols’ RMM coefficients to compensate the RMM distortion

    Integrated Filters and Couplers for Next Generation Wireless Tranceivers

    Get PDF
    The main focus of this thesis is to investigate the critical nonlinear distortion issues affecting RF/Microwave components such as power amplifiers (PA) and develop new and improved solutions that will improve efficiency and linearity of next generation RF/Microwave mobile wireless communication systems. This research involves evaluating the nonlinear distortions in PA for different analog and digital signals which have been a major concern. The second harmonic injection technique is explored and used to effectively suppress nonlinear distortions. This method consists of simultaneously feeding back the second harmonics at the output of the power amplifier (PA) into the input of the PA. Simulated and measured results show improved linearity results. However, for increasing frequency bandwidth, the suppression abilities reduced which is a limitation for 4G LTE and 5G networks that require larger bandwidth (above 5 MHz). This thesis explores creative ways to deal with this major drawback. The injection technique was modified with the aid of a well-designed band-stop filter. The compact narrowband notch filter designed was able to suppress nonlinear distortions very effectively when used before the PA. The notch filter is also integrated in the injection technique for LTE carrier aggregation (CA) with multiple carriers and significant improvement in nonlinear distortion performance was observed. This thesis also considers maximizing efficiency alongside with improved linearity performance. To improve on the efficiency performance of the PA, the balanced PA configuration was investigated. However, another major challenge was that the couplers used in this configuration are very large in size at the desired operating frequency. In this thesis, this problem was solved by designing a compact branch line coupler. The novel coupler was simulated, fabricated and measured with performance comparable to its conventional equivalent and the coupler achieved substantial size reduction over others. The coupler is implemented in the balanced PA configuration giving improved input and output matching abilities. The proposed balanced PA is also implemented in 4G LTE and 5G wireless transmitters. This thesis provides simulation and measured results for all balanced PA cases with substantial efficiency and linearity improvements observed even for higher bandwidths (above 5 MHz). Additionally, the coupler is successfully integrated with rectifiers for improved energy harvesting performance and gave improved RF-dc conversion efficienc

    Amplificação de potência energeticamente eficiente para sinais mono portadora e multi portadora

    Get PDF
    Os recentes avanços tecnológicos, permitiram não só o desenvolvimento da rede móvel, como também permitiram a massificação de dispositivos móveis. Com o crescimento exponencial de utilizadores da rede celular, é necessário garantir ritmos de transmissão elevados e uma redução no consumo energético por parte dos dipositivos. Para garantir ritmos de transmissão elevados, são utilizados sinais multi-portadora como o OFDM (Orthogonal Frequency Division Multiplexing) ou sinais SC-FDE (Single Carrier Frequency Domain Equalization). No entanto, estes sinais são caracterizados por elevada PAPR (Peak-to-AveragePower Ratio) levando a que seja necessário sobre dimensionar os amplificadores de acordo com a gama dinâmica do sinal, sacrificando assim a eficiência energética. Neste trabalho, é proposto um transmissor que realiza uma quantização da envolvente complexa de sinal com elevada PAPR, dividindo-a num somatório de componentes com envolvente constante, permitindo assim utilizar amplificadores a operar na zona de saturação ou próximo desta, minimizando os efeitos não lineares por parte dos amplificadores ao mesmo tempo que se maximiza a eficiência energética do transmissor.The recent technological advances enabled not only the development of the mobile communication systems, but also led to the massification of mobile devices. While the increase number of users of the cellular network, it is necessary to guarantee high transmis-sion rates and reduced energy consumption by the devices. Signals like OFDM (Orthog-onal Frequency Division Multiplexing) or SC-FDE (Single Carrier Frequency Domain Equalization) can be used to maintain high transmission rates, however, these signals are characterized by high PAPR (Peak-to-Mean Power Ratio) which require linear amplifiers that can amplify the signals accordingly with their dynamic range, thus sacrificing the power efficiency of the amplifiers. In this work, it is proposed a transmitter that performs a signal processing that allows to divide a signal with a high PAPR into a sum of components that have constant envelope. Since the components have constant envelope, it allows the use of amplifiers operating near the saturation zone, minimizing the effects of nonlinear effects of the amplifier while maximizing the power efficiency of the transmitter

    Linear Operation of Switch-Mode Outphasing Power Amplifiers

    Get PDF
    Radio transceivers are playing an increasingly important role in modern society. The ”connected” lifestyle has been enabled by modern wireless communications. The demand that has been placed on current wireless and cellular infrastructure requires increased spectral efficiency however this has come at the cost of power efficiency. This work investigates methods of improving wireless transceiver efficiency by enabling more efficient power amplifier architectures, specifically examining the role of switch-mode power amplifiers in macro cell scenarios. Our research focuses on the mechanisms within outphasing power amplifiers which prevent linear amplification. From the analysis it was clear that high power non-linear effects are correctable with currently available techniques however non-linear effects around the zero crossing point are not. As a result signal processing techniques for suppressing and avoiding non-linear operation in low power regions are explored. A novel method of digital pre-distortion is presented, and conventional techniques for linearisation are adapted for the particular needs of the outphasing power amplifier. More unconventional signal processing techniques are presented to aid linearisation of the outphasing power amplifier, both zero crossing and bandwidth expansion reduction methods are designed to avoid operation in nonlinear regions of the amplifiers. In combination with digital pre-distortion the techniques will improve linearisation efforts on outphasing systems with dynamic range and bandwidth constraints respectively. Our collaboration with NXP provided access to a digital outphasing power amplifier, enabling empirical analysis of non-linear behaviour and comparative analysis of behavioural modelling and linearisation efforts. The collaboration resulted in a bench mark for linear wideband operation of a digital outphasing power amplifier. The complimentary linearisation techniques, bandwidth expansion reduction and zero crossing reduction have been evaluated in both simulated and practical outphasing test benches. Initial results are promising and indicate that the benefits they provide are not limited to the outphasing amplifier architecture alone. Overall this thesis presents innovative analysis of the distortion mechanisms of the outphasing power amplifier, highlighting the sensitivity of the system to environmental effects. Practical and novel linearisation techniques are presented, with a focus on enabling wide band operation for modern communications standards

    Survey on individual components for a 5 GHz receiver system using 130 nm CMOS technology

    Get PDF
    La intención de esta tesis es recopilar información desde un punto de vista general sobre los diferentes tipos de componentes utilizados en un receptor de señales a 5 GHz utilizando tecnología CMOS. Se ha realizado una descripción y análisis de cada uno de los componentes que forman el sistema, destacando diferentes tipos de configuraciones, figuras de mérito y otros parámetros. Se muestra una tabla resumen al final de cada sección, comparando algunos diseños que se han ido presentando a lo largo de los años en conferencias internacionales de la IEEE.The intention of this thesis is to gather information from an overview point about the different types of components used in a 5 GHz receiver using CMOS technology. A review of each of the components that form the system has been made, highlighting different types of configurations, figure of merits and parameters. A summary table is shown at the end of each section, comparing many designs that have been presented over the years at international conferences of the IEEE.Departamento de Ingeniería Energética y FluidomecánicaGrado en Ingeniería en Electrónica Industrial y Automátic

    Low-Complexity Equalisers for Offset Constellations in Massive MIMO Schemes

    Get PDF
    This work was supported in part by the European Regional Development Fund (FEDER), through the Competitiveness and Internationalization Operational Program of the Portugal 2020 Framework, in part by the Regional OP Centro under Grant POCI-01-0145-FEDER-030588, in part by the Regional OP Lisboa under Grant Lisboa-01-0145-FEDER-03058, in part by the FCT/MEC through national funds of MASSIVE5G Project under Grant SAICT-45-2017-02 and PES3N Project under Grant 2018-SAICT-45-2017-POCI-01-0145-FEDER-030629, in part by the UID/EEE/50008/2019 Project, and in part by the FCT Ph.D. under Grant SFRH/BD/108522/2015.Massive multi-input-multi-output (m-MIMO) schemes require low-complexity implementations at both the transmitter and the receiver side, especially for systems operation at millimeter wave (mmWave) bands. In this paper, we consider the use of offset constellations in m-MIMO systems operating at mmWave frequencies. These signals are designed to have either an almost constant envelope or be decomposed as the sum of constant-envelope signals, making them compatible with strongly nonlinear power amplifiers, which can have low-implementation complexity and high amplification efficient, making them particularly interesting for mmWave communications. We design and evaluate low-complexity frequency-domain receivers for offset signals. It is shown that the proposed receivers can have excellent performance/complexity trade-offs in m-MIMO scenarios, making them particularly interesting for future wireless systems operating at mmWave bands.publishersversionpublishe

    Advanced characterisation techniques for envelope tracking power amplifiers

    Get PDF
    Envelope tracking (ET) is a strong contender architecture for enhancing the power efficiency performance of power amplifiers (PAs) in emerging communication systems. However, the design and characterisation of envelope tracking power amplifiers (ET-PAs) introduces a number of significant technical challenges related to the optimisation and interaction of the numerous subsystems involved, namely the PA itself, envelope detection/generation, the supply modulator and linearisation elements. This Ph.D. research extends the current state of the art in ET-PA measurement and characterisation and considers new measurement and characterisation capabilities that provide for the rapid development of ET-PA architectures. The research starts by fully implementing a new ET-PA measurement system and includes the characterisation and validation of the requirements for such a system. Following this, the realised system is used to investigate the important area of interaction between an PA and a supply modulator in the presence of voltage ripple representative of an actual switching modulator. By varying the ripple magnitude as a proportion of the modulated drain voltage, the effects on the linearity of the PA are observed and analysed, providing the system designer with insight into the amount of ripple that is tolerable, and at what cost in terms of other key parameters. Additionally, potential countermeasures including digital pre-distortion (DPD) and shaping function optimisation are explored and the influence of the ripple magnitude on an ET-PA is quantified. The second part of the thesis presents an integration of a modulated active load-pull system, allowing simultaneous broadband impedance environment emulation and DPD linearisation, in one integrated measurement system. This novel combination allows investigation of for example, how well a microwave power transistor, operating in an optimal RF impedance environment, responds to linearisation with DPD techniques. Following this demonstration, a fully emulated ET-PA environment is realised by adding a dynamic supply voltage capability, and excited using industry-standard modulated. As a result, a measurement setup has been demonstrated that enables the PA designer to characterise device operation within fully emulated PA modes of operation, under realistic modulated signal conditions, as well as allowing, in real time, the rapid investigation into how well these modes respond simultaneously to ET and DPD techniques

    CMOS Integrated Power Amplifiers for RF Reconfigurable and Digital Transmitters

    Get PDF
    abstract: This dissertation focuses on three different efficiency enhancement methods that are applicable to handset applications. These proposed designs are based on three critical requirements for handset application: 1) Small form factor, 2) CMOS compatibility and 3) high power handling. The three presented methodologies are listed below: 1) A transformer-based power combiner architecture for out-phasing transmitters 2) A current steering DAC-based average power tracking circuit for on-chip power amplifiers (PA) 3) A CMOS-based driver stage for GaN-based switched-mode power amplifiers applicable to fully digital transmitters This thesis highlights the trends in wireless handsets, the motivates the need for fully-integrated CMOS power amplifier solutions and presents the three novel techniques for reconfigurable and digital CMOS-based PAs. Chapter 3, presents the transformer-based power combiner for out-phasing transmitters. The simulation results reveal that this technique is able to shrink the power combiner area, which is one of the largest parts of the transmitter, by about 50% and as a result, enhances the output power density by 3dB. The average power tracking technique (APT) integrated with an on-chip CMOS-based power amplifier is explained in Chapter 4. This system is able to achieve up to 32dBm saturated output power with a linear power gain of 20dB in a 45nm CMOS SOI process. The maximum efficiency improvement is about ∆η=15% compared to the same PA without APT. Measurement results show that the proposed method is able to amplify an enhanced-EDGE modulated input signal with a data rate of 70.83kb/sec and generate more than 27dBm of average output power with EVM<5%. Although small form factor, high battery lifetime, and high volume integration motivate the need for fully digital CMOS transmitters, the output power generated by this type of transmitter is not high enough to satisfy the communication standards. As a result, compound materials such as GaN or GaAs are usually being used in handset applications to increase the output power. Chapter 5 focuses on the analysis and design of two CMOS based driver architectures (cascode and house of cards) for driving a GaN power amplifier. The presented results show that the drivers are able to generate ∆Vout=5V, which is required by the compound transistor, and operate up to 2GHz. Since the CMOS driver is expected to drive an off-chip capacitive load, the interface components, such as bond wires, and decoupling and pad capacitors, play a critical role in the output transient response. Therefore, extensive analysis and simulation results have been done on the interface circuits to investigate their effects on RF transmitter performance. The presented results show that the maximum operating frequency when the driver is connected to a 4pF capacitive load is about 2GHz, which is perfectly matched with the reported values in prior literature.Dissertation/ThesisDoctoral Dissertation Electrical Engineering 201
    corecore