10 research outputs found
Approche industrielle aux boîtes quantiques dans des dispositifs de silicium sur isolant complètement déplété pour applications en information quantique
La mise en oeuvre des qubits de spin électronique à base de boîtes quantiques réalisés
en utilisant une technologie avancée de métal-oxyde-semiconducteur complémentaire (en
anglais: CMOS ou Complementary Metal-Oxide-Semiconductor) fonctionnant à des températures
cryogéniques permet d’envisager la fabrication industrielle reproductible et Ã
haut rendement de systèmes de qubits de spin à grande échelle. Le développement d’une
architecture de boîtes quantiques à base de silicium fabriquées en utilisant exclusivement
des techniques de fabrication industrielle CMOS constitue une étape majeure dans cette
direction. Dans cette thèse, le potentiel de la technologie UTBB (en anglais: Ultra-Thin
Body and Buried oxide) silicium sur isolant complétement déplété (en anglais: FD-SOI ou
Fully Depleted Silicon-On-Insulator) 28 nm de STMicroelectronics (Crolles, France) a été
étudié pour la mise en oeuvre de boîtes quantiques bien définies, capables de réaliser des
systèmes de qubit de spin. Dans ce contexte, des mesures d’effet Hall ont été réalisées sur
des microstructures FD-SOI à 4.2 K afin de déterminer la qualité du noeud technologique
pour les applications de boîtes quantiques. De plus, un flot du processus d’intégration,
optimisé pour la mise en oeuvre de dispositifs quantiques utilisant exclusivement des méthodes
de fonderie de silicium pour la production de masse est présenté, en se concentrant
sur la réduction des risques de fabrication et des délais d’exécution globaux. Enfin, deux
géométries différentes de dispositifs à boîtes quantiques FD-SOI de 28nm ont été conçues
et leurs performances ont été étudiées à 1.4 K. Dans le cadre d’une collaboration entre
Nanoacademic Technologies, Institut quantique et STMicroelectronics, un modèle QTCAD
(en anglais: Quantum Technology Computer-Aided Design) en 3D a été développé
pour la modélisation de dispositifs à boîtes quantiques FD-SOI. Ainsi, en complément de
la caractérisation expérimentale des structures de test via des mesures de transport et de
spectroscopie de blocage de Coulomb, leur performance est modélisée et analysée à l’aide
du logiciel QTCAD. Les résultats présentés ici démontrent les avantages de la technologie
FD-SOI par rapport à d’autres approches pour les applications de calcul quantique, ainsi
que les limites identifiées du noeud 28 nm dans ce contexte. Ce travail ouvre la voie à la
mise en oeuvre des nouvelles générations de dispositifs à boîtes quantiques FD-SOI basées
sur des noeuds technologiques inférieurs.Abstract: Electron spin qubits based on quantum dots implemented using advanced Complementary Metal-Oxide-Semiconductor (CMOS) technology functional at cryogenic temperatures promise to enable reproducible high-yield industrial manufacturing of large-scale spin qubit systems. A milestone in this direction is to develop a silicon-based quantum dot structure fabricated using exclusively CMOS industrial manufacturing techniques. In this thesis, the potential of the industry-standard process 28 nm Ultra-Thin Body and Buried oxide (UTBB) Fully Depleted Silicon-On-Insulator (FD-SOI) technology of STMicroelectronics (Crolles, France) was investigated for the implementation of well-defined quantum dots capable to realize spin qubit systems. In this context, Hall effect measurements were performed on FD-SOI microstructures at 4.2 K to determine the quality of the technology node for quantum dot applications. Moreover, an optimized integration process flow for the implementation of quantum devices, using exclusively mass-production silicon-foundry methods is presented, focusing on reducing manufacturing risks and overall turnaround times. Finally, two different geometries of 28 nm FD-SOI quantum dot devices were conceived, and their performance was studied at 1.4 K. In the framework of a collaboration between Nanoacademic Technologies, Institut quantique, and STMicroelectronics, a 3D Quantum Technology Computer-Aided Design (QTCAD) model was developed for FD-SOI quantum dot device modeling. Therefore, along with the experimental characterization of the test structures via transport and Coulomb blockade spectroscopy measurements, their performance is modeled and analyzed using the QTCAD software. The results reported here demonstrate the advantages of the FD-SOI technology over other approaches for quantum computing applications, as well as the identified limitations of the 28 nm node in this context. This work paves the way for the implementation of the next generations of FD-SOI quantum dot devices based on lower technology nodes
Technical design of the phase I Mu3e experiment
The Mu3e experiment aims to find or exclude the lepton flavour violating decay at branching fractions above . A first phase of the experiment using an existing beamline at the Paul Scherrer Institute (PSI) is designed to reach a single event sensitivity of . We present an overview of all aspects of the technical design and expected performance of the phase I Mu3e detector. The high rate of up to muon decays per second and the low momenta of the decay electrons and positrons pose a unique set of challenges, which we tackle using an ultra thin tracking detector based on high-voltage monolithic active pixel sensors combined with scintillating fibres and tiles for precise timing measurements
Technical design of the phase I Mu3e experiment
The Mu3e experiment aims to find or exclude the lepton flavour violating
decay at branching fractions above . A first
phase of the experiment using an existing beamline at the Paul Scherrer
Institute (PSI) is designed to reach a single event sensitivity of . We present an overview of all aspects of the technical design and
expected performance of the phase~I Mu3e detector. The high rate of up to
muon decays per second and the low momenta of the decay electrons and
positrons pose a unique set of challenges, which we tackle using an ultra thin
tracking detector based on high-voltage monolithic active pixel sensors
combined with scintillating fibres and tiles for precise timing measurements.Comment: 114 pages, 185 figures. Submitted to Nuclear Instruments and Methods
A. Edited by Frank Meier Aeschbacher This version has many enhancements for
better readability and more detail
Survey of Photonic and Plasmonic Interconnect Technologies for Intra-Datacenter and High-Performance Computing Communications
Large scale data centers (DC) and high performance computing (HPC) systems require more and more computing power at higher energy efficiency. They are already consuming megawatts of power, and a linear extrapolation of trends reveals that they may eventually lead to unrealistic power consumption scenarios in order to satisfy future requirements (e.g., Exascale computing). Conventional complementary metal oxide semiconductor (CMOS)-based electronic interconnects are not expected to keep up with the envisioned future board-to-board and chip-to-chip (within multi-chip-modules) interconnect requirements because of bandwidth-density and power-consumption limitations. However, low-power and high-speed optics-based interconnects are emerging as alternatives for DC and HPC communications; they offer unique opportunities for continued energy-efficiency and bandwidth-density improvements, although cost is a challenge at the shortest length scales. Plasmonics-based interconnects on the other hand, due to their extremely small size, offer another interesting solution for further scaling operational speed and energy efficiency. At the device-level, CMOS compatibility is also an important issue, since ultimately photonics or plasmonics will have to be co-integrated with electronics. In this paper, we survey the available literature and compare the aforementioned interconnect technologies, with respect to their suitability for high-speed and energy-efficient on-chip and offchip communications. This paper refers to relatively short links with potential applications in the following interconnect distance hierarchy: local group of racks, board to board, module to module, chip to chip, and on chip connections. We compare different interconnect device modules, including low-energy output devices (such as lasers, modulators, and LEDs), photodetectors, passive devices (i.e., waveguides and couplers) and electrical circuitry (such as laserdiode drivers, modulator drivers, transimpedance, and limiting amplifiers). We show that photonic technologies have the potential to meet the requirements for selected HPC and DC applications in a shorter term. We also present that plasmonic interconnect modules could offer ultra-compact active areas, leading to high integration bandwidth densities, and low device capacitances allowing for ultra-high bandwidth operation that would satisfy the application requirements further into the future