5,705 research outputs found
Energy efficiency of mmWave massive MIMO precoding with low-resolution DACs
With the congestion of the sub-6 GHz spectrum, the interest in massive
multiple-input multiple-output (MIMO) systems operating on millimeter wave
spectrum grows. In order to reduce the power consumption of such massive MIMO
systems, hybrid analog/digital transceivers and application of low-resolution
digital-to-analog/analog-to-digital converters have been recently proposed. In
this work, we investigate the energy efficiency of quantized hybrid
transmitters equipped with a fully/partially-connected phase-shifting network
composed of active/passive phase-shifters and compare it to that of quantized
digital precoders. We introduce a quantized single-user MIMO system model based
on an additive quantization noise approximation considering realistic power
consumption and loss models to evaluate the spectral and energy efficiencies of
the transmit precoding methods. Simulation results show that
partially-connected hybrid precoders can be more energy-efficient compared to
digital precoders, while fully-connected hybrid precoders exhibit poor energy
efficiency in general. Also, the topology of phase-shifting components offers
an energy-spectral efficiency trade-off: active phase-shifters provide higher
data rates, while passive phase-shifters maintain better energy efficiency.Comment: Published in IEEE Journal of Selected Topics in Signal Processin
High Input Impedance Voltage-Mode Biquad Filter Using VD-DIBAs
This paper deals with a single-input multiple-output biquadratic filter providing three functions (low-pass, high-pass and band-pass) based on voltage differencing differential input buffered amplifier (VD-DIBA). The quality factor and pole frequency can be electronically tuned via the bias current. The proposed circuit uses two VD-DIBAs and two grounded capacitors without any external resistors, which is suitable to further develop into an integrated circuit. Moreover, the circuit possesses high input impedance, providing easy voltage-mode cascading. It is shown that the filter structure can be easily extended to multi-input filter without any additional components, providing also all-pass and band-reject properties. The PSPICE simulation and experimental results are included, verifying the key characteristics of the proposed filter. The given results agree well with the theoretical presumptions
Digitally-Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference
A software-defined radio (SDR) receiver with improved robustness to out-of-band interference (OBI) is presented. Two main challenges are identified for an OBI-robust SDR receiver: out-of-band nonlinearity and harmonic mixing. Voltage gain at RF is avoided, and instead realized at baseband in combination with low-pass filtering to mitigate blockers and improve out-of-band IIP3. Two alternative âiterativeâ harmonic-rejection (HR) techniques are presented to achieve high HR robust to mismatch: a) an analog two-stage polyphase HR concept, which enhances the HR to more than 60 dB; b) a digital adaptive interference cancelling (AIC) technique, which can suppress one dominating harmonic by at least 80 dB. An accurate multiphase clock generator is presented for a mismatch-robust HR. A proof-of-concept receiver is implemented in 65 nm CMOS. Measurements show 34 dB gain, 4 dB NF, and 3.5 dBm in-band IIP3 while the out-of-band IIP3 is + 16 dBm without fine tuning. The measured RF bandwidth is up to 6 GHz and the 8-phase LO works up to 0.9 GHz (master clock up to 7.2 GHz). At 0.8 GHz LO, the analog two-stage polyphase HR achieves a second to sixth order HR > dB over 40 chips, while the digital AIC technique achieves HR > 80 dB for the dominating harmonic. The total power consumption is 50 mA from a 1.2 V supply
Clock-Feedthrough Compensation in MOS Sample-and-Hold Circuits
All MOS sample-and-hold circuits suffer to a greater or lesser extent from clock-feedthrough
(CLFT), also called charge-injection. During the transition from sample to
hold mode, charge is transferred from an MOS transistor switch onto the hold capacitor,
thus the name charge-injection. This error can lead to considerable voltage change across
the capacitor, and predicting the extent of the induced error potentials is important to
circuit designers.
Previous studies have shown a considerable dependency of CLFT on signal voltage, circuit
impedances, clock amplitude and clock fall-time. The focus of this work was on the signal
dependency of the CLFT error and on the CLFT induced signal distortion in open-loop
sample-and-hold circuits. CLFT was found to have a strongly non-linear, signal dependent,
component, which may cause considerable distortion of the sampled signal. The parameters
influencing this distortion were established. It was discovered that distortion could be
reduced by more than 20dB through careful adjustment of the clock fall-rate.
Several circuit solutions that can help reduce the level of distortion arising from CLFT are
presented. These circuits can also reduce the absolute level of CLFT. Simulations showed
their effectiveness, which was also proven in silicon. The CLFT reduction methods used in
these circuits are easily transferable to other switched-capacitor circuits and are suitable for
applications where space is at a premium (as, for example, in analogue neural networks).
A new saturation mode contribution to CLFT was found. It is shown to give rise to
increased CLFT under high injection conditions
Design of Power/Analog/Digital Systems Through Mixed-Level Simulations
In recent years the development of the applications in the field of telecommunications, data processing, control, renewable energy generation, consumer and automotive electronics determined the need for increasingly complex systems, also in shorter time to meet the growing market demand. The increasing complexity is mainly due to the mixed nature of these systems that must be developed to accommodate the new functionalities and to satisfy the more stringent performance requirements of the emerging applications. This means a more complex design and verification process. The key to managing the increased design complexity is a structured and integrated design methodology which allows the sharing of different circuit implementations that can be at transistor level and/or at a higher level (i.e.HDL languages).In order to expedite the mixed systems design process it is necessary to provide: an integrated design methodology; a suitable supporting tool able to manage the entire design process and design complexity and its successive verification.It is essential that the different system blocks (power, analog, digital), described at different level of abstraction, can be co-simulated in the same design context. This capability is referred to as mixed-level simulation.One of the objectives of this research is to design a mixed system application referred to the control of a coupled step-up dc-dc converter. This latter consists of a power stage designed at transistor-level, also including accurate power device models, and the analog controller implemented using VerilogA modules. Digital controllers are becoming very attractive in dc-dc converters for their programmability, ability to implement sophisticated control schemes, and ease of integration with other digital systems. Thus, in this dissertation it will be presented a detailed design of a Flash Analog-to-Digital Converter (ADC). The designed ADC provides medium-high resolution associated to high-speed performance. This makes it useful not only for the control application aforementioned but also for applications with huge requirements in terms of speed and signal bandwidth. The entire design flow of the overall system has been conducted in the Cadence Design Environment that also provides the ability to mixed-level simulations. Furthermore, the technology process used for the ADC design is the IHP BiCMOS 0.25 ”m by using 50 GHz NPN HBT devices
- âŠ