90 research outputs found

    CMOS systems and circuits for sub-degree per hour MEMS gyroscopes

    Get PDF
    The objective of our research is to develop system architectures and CMOS circuits that interface with high-Q silicon microgyroscopes to implement navigation-grade angular rate sensors. The MEMS sensor used in this work is an in-plane bulk-micromachined mode-matched tuning fork gyroscope (M² – TFG ), fabricated on silicon-on-insulator substrate. The use of CMOS transimpedance amplifiers (TIA) as front-ends in high-Q MEMS resonant sensors is explored. A T-network TIA is proposed as the front-end for resonant capacitive detection. The T-TIA provides on-chip transimpedance gains of 25MΩ, has a measured capacitive resolution of 0.02aF /√Hz at 15kHz, a dynamic range of 104dB in a bandwidth of 10Hz and consumes 400μW of power. A second contribution is the development of an automated scheme to adaptively bias the mechanical structure, such that the sensor is operated in the mode-matched condition. Mode-matching leverages the inherently high quality factors of the microgyroscope, resulting in significant improvement in the Brownian noise floor, electronic noise, sensitivity and bias drift of the microsensor. We developed a novel architecture that utilizes the often ignored residual quadrature error in a gyroscope to achieve and maintain perfect mode-matching (i.e.0Hz split between the drive and sense mode frequencies), as well as electronically control the sensor bandwidth. A CMOS implementation is developed that allows mode-matching of the drive and sense frequencies of a gyroscope at a fraction of the time taken by current state of-the-art techniques. Further, this mode-matching technique allows for maintaining a controlled separation between the drive and sense resonant frequencies, providing a means of increasing sensor bandwidth and dynamic range. The mode-matching CMOS IC, implemented in a 0.5μm 2P3M process, and control algorithm have been interfaced with a 60μm thick M2−TFG to implement an angular rate sensor with bias drift as low as 0.1°/hr ℃ the lowest recorded to date for a silicon MEMS gyro.Ph.D.Committee Chair: Farrokh Ayazi; Committee Member: Jennifer Michaels; Committee Member: Levent Degertekin; Committee Member: Paul Hasler; Committee Member: W. Marshall Leac

    RF-MEMS Technology for High-Performance Passives (Second Edition) - 5G applications and prospects for 6G

    Get PDF
    The focus of this book develops around hardware, and in particular on low-complexity components for Radio Frequency (RF) applications. To this end, microsystem (MEMS) technology for RF passive components, known as RF-MEMS, is employed, discussing its potentialities in the application frame of 5G. The approach adopted is practical, and a significant part of the content can be directly used by scientists involved in the field, to put their hand on actual design, optimization and development of innovative RF passive components in MEMS technology for 5G and beyond applications. This update (which includes a review of the main approaches to the modelling and simulations of MEMS and RF-MEMS devices) is timely and will find a wider readership as it crosses into the translational aspects of applied research in the subject. Key features • With over 50 pages of new content, the book will be 1/3 larger than the 1st edition. • New chapter on simulation and modelling techniques. • Practical approach to the design and development of RF-MEMS design concepts for 5G and upcoming 6G. • Includes case studies. • Video figures. • Includes a review of the business landscape

    Enhancements of MEMS design flow for Automotive and Optoelectronic applications

    Get PDF
    In the latest years we have been witnesses of a very rapidly and amazing grown of MicroElectroMechanical systems (MEMS) which nowadays represent the outstanding state-of-the art in a wide variety of applications from automotive to commercial, biomedical and optical (MicroOptoElectroMechanicalSystems). The increasing success of MEMS is found in their high miniaturization capability, thus allowing an easy integration with electronic circuits, their low manufacturing costs (that comes directly from low unit pricing and indirectly from cutting service and maintaining costs) and low power consumption. With the always growing interest around MEMS devices the necessity arises for MEMS designers to define a MEMS design flow. Indeed it is widely accepted that in any complex engineering design process, a well defined and documented design flow or procedure is vital. The top-level goal of a MEMS/MOEMS design flow is to enable complex engineering design in the shortest time and with the lowest number of fabrication iterations, preferably only one. These two characteristics are the measures of a good flow, because they translate directly to the industry-desirable reductions of the metrics “time to market” and “costs”. Like most engineering flows, the MEMS design flow begins with the product definition that generally involves a feasibility study and the elaboration of the device specifications. Once the MEMS specifications are set, a Finite Element Method (FEM) model is developed in order to study its physical behaviour and to extract the characteristic device parameters. These latter are used to develop a high level MEMS model which is necessary to the design of the sensor read out electronics. Once the MEMS geometry is completely defined and matches the device specifications, the device layout must be generated, and finally the MEMS sensor is fabricated. In order to have a MEMS sensor working according to specifications at first production run is essential that the MEMS design flow is as close as possible to the optimum design flow. The key factors in the MEMS design flow are the development of a sensor model as close as possible to the real device and the layout realization. This research work addresses these two aspects by developing optimized custom tools (a tool for layout check (LVS) and a tool for parasitic capacitances extraction) and new methodologies (a methodology for post layout simulations) which support the designer during the crucial steps of the design process as well as by presenting the models of two cases studies belonging to leading MEMS applications (a micromirror for laser projection system and a control loop for the shock immunity enhancement in gyroscopes for automotive applications)

    High Aspect-ratio Biomimetic Hair-like Microstructure Arrays for MEMS Multi-Transducer Platform

    Full text link
    Many emerging applications of sensing microsystems in health care, environment, security and transportation systems require improved sensitivity and selectivity, redundancy, robustness, increased dynamic range, as well as small size, low power and low cost. Providing all of these features in a system consisting of one sensor is not practical or possible. Micro electro mechanical microsystems (MEMS) that combine a large sensor array with signal processing circuits could provide these features. To build such multi-transducer microsystems we get inspiration from “hair”, a structure frequently used in nature. Hair is a simple yet elegant structure that offers many attractive features such as large length to cross-sectional area ratio, large exposed surface area, ability to include different sensing materials, and ability to interact with surrounding media in sophisticated ways. In this thesis, we have developed a microfabrication technology to build 3D biomimetic hair structures for MEMS multi-transducer platform. Direct integration with CMOS will enable signal processing of dense arrays of 100s or 1000s of MEMS transducers within a small chip area. We have developed a new device structure that mimics biological hair. It includes a vertical spring, a proof-mass atop the spring, and high aspect-ratio narrow electrostatic gaps to adjacent electrodes for sensing and actuation. Based on this structure, we have developed three generations of 3D high aspect-ratio, small-footprint, low-noise accelerometers. Arrays of both high-sensitivity capacitive and threshold accelerometers are designed and tested, and they demonstrate extended full-scale detection range and frequency bandwidth. The first-generation capacitive hair accelerometer arrays are based on Silicon-on-Glass (SOG) process utilizing 500 µm thick silicon, achieving a highest sensor density of ~100 sensors/mm2 connected in parallel. Minimum capacitive gap is 5 μm with device height of 400 μm and spring length of 300 μm. A custom-designed Bosch deep-reactive-etching (DRIE) process is developed to etch ultra-deep (> 500 µm) ultra-high aspect-ratio (UHAR) features (AR > 40) with straight sidewalls and reduced undercut across a wide range of feature sizes. A two-gap dry-release process is developed for the second-generation capacitive hair accelerometers. Due to the large device height at full wafer thickness of 1 mm and UHAR capacitive transduction gaps at 2 µm that extend > 200 µm, the accelerometer achieves sub-µg resolution (< 1µg/√Hz) and high sensitivity (1pF/g/mm2), having an area smaller than any previous precision accelerometers with similar performance. Each sensor chip consists of devices with various design parameter to cover a wide range. Bonding with metal interlayers at < 400 °C allows direct integration of these devices on top of CMOS circuits. The third-generation digital threshold hair accelerometer takes advantage of large aspect-ratio of the hair structure and UHAR DRIE structures to provide low noise (< 600 ng/√Hz per mm2 footprint proof-mass due to small contact area) and low power threshold acceleration detection. 16-element (4-bit) and 32-element (5-bit) arrays of threshold devices (total chip area being < 1 cm2) with evenly-spaced threshold gap dimensions from 1 µm to 4 µm as well as with hair spring cross-sectional area from 102 µm to 302 µm are designed to suit specific g-ranges from < 100 mg to 50 g. This hair sensor and sensor array technology is suited for forming MEMS transducer arrays with circuits, including high performance IMUs as well as miniaturized detectors and actuators that require high temporal and spatial resolution, analogous to high-density CMOS imagers.PHDElectrical EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttps://deepblue.lib.umich.edu/bitstream/2027.42/143975/1/yemin_1.pd
    corecore