CORE

🇺🇦   make metadata, not war

    4 research outputs found

    Simulated annealing based datapath synthesis

    Author
    Publication venue
    The University of Edinburgh
    Publication date
    Field of study
    Get PDF
    Edinburgh Research Archive

    High-level synthesis using structural input

    Author
    Publication venue
    The University of Edinburgh
    Publication date
    Field of study
    Get PDF
    Edinburgh Research Archive

    Address generator synthesis

    Author
    Publication venue
    The University of Edinburgh
    Publication date
    Field of study
    Get PDF
    Edinburgh Research Archive

    High-level synthesis of VLSI circuits

    Author
    Publication venue
    The University of Edinburgh
    Publication date
    Field of study
    Get PDF
    Edinburgh Research Archive
    corecore