2,542 research outputs found
Desynchronization: Synthesis of asynchronous circuits from synchronous specifications
Asynchronous implementation techniques, which measure logic delays at run time and activate registers accordingly, are inherently more robust than their synchronous counterparts, which estimate worst-case delays at design time, and constrain the clock cycle accordingly. De-synchronization is a new paradigm to automate the design of asynchronous circuits from synchronous specifications, thus permitting widespread adoption of asynchronicity, without requiring special design skills or tools. In this paper, we first of all study different protocols for de-synchronization and formally prove their correctness, using techniques originally developed for distributed deployment of synchronous language specifications. We also provide a taxonomy of existing protocols for asynchronous latch controllers, covering in particular the four-phase handshake protocols devised in the literature for micro-pipelines. We then propose a new controller which exhibits provably maximal concurrency, and analyze the performance of desynchronized circuits with respect to the original synchronous optimized implementation. We finally prove the feasibility and effectiveness of our approach, by showing its application to a set of real designs, including a complete implementation of the DLX microprocessor architectur
Throughput-driven floorplanning with wire pipelining
The size of future high-performance SoC is such that the time-of-flight of wires connecting distant pins in the layout can be much higher than the clock period. In order to keep the frequency as high as possible, the wires may be pipelined. However, the insertion of flip-flops may alter the throughput of the system due to the presence of loops in the logic netlist. In this paper, we address the problem of floorplanning a large design where long interconnects are pipelined by inserting the throughput in the cost function of a tool based on simulated annealing. The results obtained on a series of benchmarks are then validated using a simple router that breaks long interconnects by suitably placing flip-flops along the wires
Synthesis of Clock Trees with Useful Skew based on Sparse-Graph Algorithms
Computer-aided design (CAD) for very large scale integration (VLSI) involve
공정변이를 고려한 3차원 집적 회로 설계 및 패키징 기법
학위논문 (박사)-- 서울대학교 대학원 : 전기·컴퓨터공학부, 2014. 2. 김태환.As CMOS scaling down, The control of variation in chip performance (i.e. speed
and power) becomes highly important to improve the chip yield. The increased variation
of chip performance demands additional design efforts such as the increase of
guard-band or longer design turnaround time (TAT), which cause degradation of both
chip performance and economic profit. Meanwhile, through-silicon via (TSV) based
3D technology has been regarded as the promising solution for long interconnect wire
and huge die size problem. Since a 3D IC is manufactured by stacking multiple dies
which are fabricated in different wafers, integration of the dies that have far different
process characteristic can enlarge the difference of device performance on different
dies within a single chip. In this dissertation, we analyze the effect of on-package
(within-chip) variation on 3D IC and presents effective methods to mitigate the onpackage
variation. First, a parametric yield improvement method is presented to resolve
the mismatches of dies having different process characteristic. Comprehensive
3D integration algorithms considering post-silicon tuning technique is developed for
the multi-layered 3D IC. Then, we show that a careful clock edge embedding in 3D
clock tree can greatly reduce the impact of on-package variation on 3D clock skew
and propose a two-step solution for the problem of on-package variation-aware layer
embedding in 3D clock tree synthesis. In summary, this dissertation presents effective
3D integration method and 3D clock tree synthesis algorithm for process-variation tolerant
3D IC designs.Abstract i
Contents ii
List of Figures iv
List of Tables vii
1 Introduction 1
1.1 Process Variation in 3D ICs . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Contributions of This Dissertation . . . . . . . . . . . . . . . . . . . 6
2 Post-silicon Tuning Aware Die/WaferMatching Algorithms for Enhancing
Parametric Yield of 3D IC Design 7
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2 Preliminaries . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.3 The Die-to-Die Matching Problem and Proposed Algorithm Considering
Body Biasing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.3.1 Motivation and Problem Definition . . . . . . . . . . . . . . 13
2.3.2 The Proposed Die-to-Die Matching Algorithm . . . . . . . . 15
2.4 TheWafer-to-Wafer Matching Problem and Proposed Algorithm Considering
Body Biasing . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.4.1 Problem Definition and The Proposed Wafer-to-Wafer Matching
Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.5 Experimental Results . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2.6 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
3 Edge Layer Embedding Algorithm for Mitigating On-Package Variation
in 3D Clock Tree Synthesis 32
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.2 Problem Definitions and Motivation . . . . . . . . . . . . . . . . . . 35
3.3 The Proposed Algorithm for On-Package Variation Aware Edge Embedding
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
3.3.1 Algorithm for Maximizing Layer Sharing of Edges . . . . . . 39
3.3.2 Refinement: Partial Edge Embedding on Layers . . . . . . . . 47
3.3.3 Clock Tree Routing and Buffer Insertion . . . . . . . . . . . . 49
3.4 Experimental Results . . . . . . . . . . . . . . . . . . . . . . . . . . 52
3.5 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
4 Conclusion 64
4.1 Chapter 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.2 Chapter 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Abstract in Korean 72Docto
Radiation Hardened by Design Methodologies for Soft-Error Mitigated Digital Architectures
abstract: Digital architectures for data encryption, processing, clock synthesis, data transfer, etc. are susceptible to radiation induced soft errors due to charge collection in complementary metal oxide semiconductor (CMOS) integrated circuits (ICs). Radiation hardening by design (RHBD) techniques such as double modular redundancy (DMR) and triple modular redundancy (TMR) are used for error detection and correction respectively in such architectures. Multiple node charge collection (MNCC) causes domain crossing errors (DCE) which can render the redundancy ineffectual. This dissertation describes techniques to ensure DCE mitigation with statistical confidence for various designs. Both sequential and combinatorial logic are separated using these custom and computer aided design (CAD) methodologies.
Radiation vulnerability and design overhead are studied on VLSI sub-systems including an advanced encryption standard (AES) which is DCE mitigated using module level coarse separation on a 90-nm process with 99.999% DCE mitigation. A radiation hardened microprocessor (HERMES2) is implemented in both 90-nm and 55-nm technologies with an interleaved separation methodology with 99.99% DCE mitigation while achieving 4.9% increased cell density, 28.5 % reduced routing and 5.6% reduced power dissipation over the module fences implementation. A DMR register-file (RF) is implemented in 55 nm process and used in the HERMES2 microprocessor. The RF array custom design and the decoders APR designed are explored with a focus on design cycle time. Quality of results (QOR) is studied from power, performance, area and reliability (PPAR) perspective to ascertain the improvement over other design techniques.
A radiation hardened all-digital multiplying pulsed digital delay line (DDL) is designed for double data rate (DDR2/3) applications for data eye centering during high speed off-chip data transfer. The effect of noise, radiation particle strikes and statistical variation on the designed DDL are studied in detail. The design achieves the best in class 22.4 ps peak-to-peak jitter, 100-850 MHz range at 14 pJ/cycle energy consumption. Vulnerability of the non-hardened design is characterized and portions of the redundant DDL are separated in custom and auto-place and route (APR). Thus, a range of designs for mission critical applications are implemented using methodologies proposed in this work and their potential PPAR benefits explored in detail.Dissertation/ThesisDoctoral Dissertation Electrical Engineering 201
- …