994 research outputs found
Smart Material Implication Using Spin-Transfer Torque Magnetic Tunnel Junctions for Logic-in-Memory Computing
Smart material implication (SIMPLY) logic has been recently proposed for the design of energy-efficient Logic-in-Memory (LIM) architectures based on non-volatile resistive memory devices. The SIMPLY logic is enabled by adding a comparator to the conventional IMPLY scheme. This allows performing a preliminary READ operation and hence the SET operation only in the case it is actually required. This work explores the SIMPLY logic scheme using nanoscale spin-transfer torque magnetic tunnel junction (STT-MTJ) devices. The performance of the STT-MTJ based SIMPLY architecture is analyzed by varying the load resistor and applied voltages to implement both READ and SET operations, while also investigating the effect of temperature on circuit operation. Obtained results show an existing tradeoff between error rate and energy consumption, which can be effectively managed by properly setting the values of load resistor and applied voltages. In addition, our analysis proves that tracking the temperature dependence of the MTJ properties through a proportional to absolute temperature (PTAT) reference voltage at the input of the comparator is beneficial to mitigate the reliability degradation under temperature variations
Valley-Spin Hall Effect-based Nonvolatile Memory with Exchange-Coupling-Enabled Electrical Isolation of Read and Write Paths
Valley-spin hall (VSH) effect in monolayer WSe2 has been shown to exhibit
highly beneficial features for nonvolatile memory (NVM) design. Key advantages
of VSH-based magnetic random-access memory (VSH-MRAM) over spin orbit torque
(SOT)-MRAM include access transistor-less compact bit-cell and low power
switching of perpendicular magnetic anisotropy (PMA) magnets. Nevertheless,
large device resistance in the read path (RS) due to low mobility of WSe2 and
Schottky contacts deteriorates sense margin, offsetting the benefits of
VSH-MRAM. To address this limitation, we propose another flavor of VSH-based
MRAM that (while inheriting most of the benefits of VSH-MRAM) achieves lower RS
in the read path by electrically isolating the read and write terminals. This
is enabled by coupling VSH with electrically-isolated but magnetically-coupled
PMA magnets via interlayer exchange-coupling. Designing the proposed devices
using object oriented micro magnetic framework (OOMMF) simulation, we ensure
the robustness of the exchange-coupled PMA system under process variations. To
maintain a compact memory footprint, we share the read access transistor across
multiple bit-cells. Compared to the existing VSH-MRAMs, our design achieves
39%-42% and 36%-46% reduction in read time and energy, respectively, along with
1.1X-1.3X larger sense margin at a comparable area. This comes at the cost of
1.7X and 2.0X increase in write time and energy, respectively. Thus, the
proposed design is suitable for applications in which reads are more dominant
than writes
Cross-point architecture for spin transfer torque magnetic random access memory
Spin transfer torque magnetic random access memory (STT-MRAM) is considered
as one of the most promising candidates to build up a true universal memory
thanks to its fast write/read speed, infinite endurance and non-volatility.
However the conventional access architecture based on 1 transistor + 1 memory
cell limits its storage density as the selection transistor should be large
enough to ensure the write current higher than the critical current for the STT
operation. This paper describes a design of cross-point architecture for
STT-MRAM. The mean area per word corresponds to only two transistors, which are
shared by a number of bits (e.g. 64). This leads to significant improvement of
data density (e.g. 1.75 F2/bit). Special techniques are also presented to
address the sneak currents and low speed issues of conventional cross-point
architecture, which are difficult to surmount and few efficient design
solutions have been reported in the literature. By using a STT-MRAM SPICE model
including precise experimental parameters and STMicroelectronics 65 nm
technology, some chip characteristic results such as cell area, data access
speed and power have been calculated or simulated to demonstrate the expected
performances of this new memory architecture
Design of robust spin-transfer torque magnetic random access memories for ultralow power high performance on-chip cache applications
Spin-transfer torque magnetic random access memories (STT-MRAMs) based on magnetic tunnel junction (MTJ) has become the leading candidate for future universal memory technology due to its potential for low power, non-volatile, high speed and extremely good endurance. However, conflicting read and write requirements exist in STT-MRAM technology because the current path during read and write operations are the same. Read and write failures of STT-MRAMs are degraded further under process variations. The focus of this dissertation is to optimize the yield of STT- MRAMs under process variations by employing device-circuit-architecture co-design techniques. A devices-to-systems simulation framework was developed to evaluate the effectiveness of the techniques proposed in this dissertation. An optimization methodology for minimizing the failure probability of 1T-1MTJ STT-MRAM bit-cell by proper selection of bit-cell configuration and access transistor sizing is also proposed. A failure mitigation technique using assistsin 1T-1MTJ STT-MRAM bit-cells is also proposed and discussed. Assist techniques proposed in this dissertation to mitigate write failures either increase the amount of current available to switch the MTJ during write or decrease the required current to switch the MTJ. These techniques achieve significant reduction in bit-cell area and write power with minimal impact on bit-cell failure probability and read power. However, the proposed write assist techniques may be less effective in scaled STT-MRAM bit-cells. Furthermore, read failures need to be overcome and hence, read assist techniques are required. It has been experimentally demonstrated that a class of materials called multiferroics can enable manipulation of magnetization using electric fields via magnetoelectric effects. A read assist technique using an MTJ structure incorporating multiferroic materials is proposed and analyzed. It was found that it is very difficult to overcome the fundamental design issues with 1T-1MTJ STT-MRAM due to the two-terminal nature of the MTJ. Hence, multi-terminal MTJ structures consisting of complementary polarized pinned layers are proposed. Analysis of the proposed MTJ structures shows significant improvement in bit-cell failures. Finally, this dissertation explores two system-level applications enabled by STT-MRAMs, and shows that device-circuit-architecture co-design of STT-MRAMs is required to fully exploit its benefits
Perpendicular STT-MTJs with Double Reference Layers and its Application to Downscaled Memory Cells
Chip design presents problems due to scaling as the technology node reaches to
the physical limits. The roadmap to 7nm technology node and beyond is already traced
and overcome the problems in power and energy dissipation have become a
fundamental part in the chip design...El diseño del chip presenta problemas debido al escalamiento de dispositivos a
medida que el nodo tecnológico llega a sus límites físicos. La ruta para el desarrollo de
nodos de 7nm en adelante se ha trazado, y superar los problemas de potencia y
disipación de energía se ha convertido una parte fundamental para el diseño de chips..
- …