109 research outputs found
Quantum Dot Cellular Automata Check Node Implementation for LDPC Decoders
The quantum dot Cellular Automata (QCA) is an emerging nanotechnology that has gained significant research interest in recent years. Extremely small feature sizes, ultralow power consumption, and high clock frequency make QCA a potentially attractive solution for implementing computing architectures at the nanoscale. To be considered as a suitable CMOS substitute, the QCA technology must be able to implement complex real-time applications with affordable complexity. Low density parity check (LDPC) decoding is one of such applications. The core of LDPC decoding lies in the check node (CN) processing element which executes actual decoding algorithm and contributes toward overall performance and complexity of the LDPC decoder. This study presents a novel QCA architecture for partial parallel, layered LDPC check node. The CN executes Normalized Min Sum decoding algorithm and is flexible to support CN degree dc up to 20. The CN is constructed using a VHDL behavioral model of QCA elementary circuits which provides a hierarchical bottom up approach to evaluate the logical behavior, area, and power dissipation of the whole design. Performance evaluations are reported for the two main implementations of QCA i.e. molecular and magneti
A Framework for Verification of Signal Propagation Through Sequential Nanomagnet Logic Devices
Nanomagnet Logic is an emerging technology for low-power, highly-scalable implementation of quantum-dot cellular automata. Feedback permits reuse of logical subroutines, which is a desired functionality of any computational device. Determining whether feedback is feasible is essential to assessing the robustness of nanomagnet logic in any pipelined computing design. Therefore, development of a quantitative approach for verification of feedback paths is critical for development of design and synthesis tools for nanomagnet logic structures. In this paper, a framework for verification of sequential nanomagnet logic devices is presented. A set of definitions for canonical alignment and state definitions for NML paths are presented, as well as mathematical operations for determining the resulting states. The simulation results are presented for quantification of the NML magnetization angles for horizontal, vertical, negative-diagonal, and positive diagonal geometric alignments. The presented framework may be used as the basis for defining a representation of signal propagation for design and verification for robust NML devices and preventing deadlock resulting from improper implementation
NanoMagnet Logic: an Architectural Viewpoint
Among the possible implementation of Field- Coupled devices NanoMagnet Logic is attractive for its low power consumption and the possibility to combine memory and logic in the same device. However, the nature of these technologies is so different from CMOS transistors that the implications on the circuit architecture must be taken carefully into account. In this work we analyze the most important issues related to the design of complex circuits using this technology. We discuss how they influence the architectural level. We propose detailed solutions to solve these problems and to improve the overall performance. As a result of this analysis the type of circuits and applications that constitute the best target for this technology are identified. The analysis is performed on NanoMagnet Logic but the results can be applied to any QCA technolog
Electron Spin for Classical Information Processing: A Brief Survey of Spin-Based Logic Devices, Gates and Circuits
In electronics, information has been traditionally stored, processed and
communicated using an electron's charge. This paradigm is increasingly turning
out to be energy-inefficient, because movement of charge within an
information-processing device invariably causes current flow and an associated
dissipation. Replacing charge with the "spin" of an electron to encode
information may eliminate much of this dissipation and lead to more
energy-efficient "green electronics". This realization has spurred significant
research in spintronic devices and circuits where spin either directly acts as
the physical variable for hosting information or augments the role of charge.
In this review article, we discuss and elucidate some of these ideas, and
highlight their strengths and weaknesses. Many of them can potentially reduce
energy dissipation significantly, but unfortunately are error-prone and
unreliable. Moreover, there are serious obstacles to their technological
implementation that may be difficult to overcome in the near term.
This review addresses three constructs: (1) single devices or binary switches
that can be constituents of Boolean logic gates for digital information
processing, (2) complete gates that are capable of performing specific Boolean
logic operations, and (3) combinational circuits or architectures (equivalent
to many gates working in unison) that are capable of performing universal
computation.Comment: Topical Revie
- âŠ