4,269 research outputs found
Tree Parity Machine Rekeying Architectures
The necessity to secure the communication between hardware components in
embedded systems becomes increasingly important with regard to the secrecy of
data and particularly its commercial use. We suggest a low-cost (i.e. small
logic-area) solution for flexible security levels and short key lifetimes. The
basis is an approach for symmetric key exchange using the synchronisation of
Tree Parity Machines. Fast successive key generation enables a key exchange
within a few milliseconds, given realistic communication channels with a
limited bandwidth. For demonstration we evaluate characteristics of a
standard-cell ASIC design realisation as IP-core in 0.18-micrometer
CMOS-technology
A high speed Tri-Vision system for automotive applications
Purpose: Cameras are excellent ways of non-invasively monitoring the interior and exterior of vehicles. In particular, high speed stereovision and multivision systems are important for transport applications such as driver eye tracking or collision avoidance. This paper addresses the synchronisation problem which arises when multivision camera systems are used to capture the high speed motion common in such applications.
Methods: An experimental, high-speed tri-vision camera system intended for real-time driver eye-blink and saccade measurement was designed, developed, implemented and tested using prototype, ultra-high dynamic range, automotive-grade image sensors specifically developed by E2V (formerly Atmel) Grenoble SA as part of the European FP6 project â sensation (advanced sensor development for attention stress, vigilance and sleep/wakefulness monitoring).
Results : The developed system can sustain frame rates of 59.8 Hz at the full stereovision resolution of 1280âĂâ480 but this can reach 750 Hz when a 10 k pixel Region of Interest (ROI) is used, with a maximum global shutter speed of 1/48000 s and a shutter efficiency of 99.7%. The data can be reliably transmitted uncompressed over standard copper Camera-LinkÂź cables over 5 metres. The synchronisation error between the left and right stereo images is less than 100 ps and this has been verified both electrically and optically. Synchronisation is automatically established at boot-up and maintained during resolution changes. A third camera in the set can be configured independently. The dynamic range of the 10bit sensors exceeds 123 dB with a spectral sensitivity extending well into the infra-red range.
Conclusion: The system was subjected to a comprehensive testing protocol, which confirms that the salient requirements for the driver monitoring application are adequately met and in some respects, exceeded. The synchronisation technique presented may also benefit several other automotive stereovision applications including near and far-field obstacle detection and collision avoidance, road condition monitoring and others.Partially funded by the EU FP6 through the IST-507231 SENSATION project.peer-reviewe
The Octopus switch
This chapter1 discusses the interconnection architecture of the Mobile Digital Companion. The approach to build a low-power handheld multimedia computer presented here is to have autonomous, reconfigurable modules such as network, video and audio devices, interconnected by a switch rather than by a bus, and to offload as much as work as possible from the CPU to programmable modules placed in the data streams. Thus, communication between components is not broadcast over a bus but delivered exactly where it is needed, work is carried out where the data passes through, bypassing the memory. The amount of buffering is minimised, and if it is required at all, it is placed right on the data path, where it is needed. A reconfigurable internal communication network switch called Octopus exploits locality of reference and eliminates wasteful data copies. The switch is implemented as a simplified ATM switch and provides Quality of Service guarantees and enough bandwidth for multimedia applications. We have built a testbed of the architecture, of which we will present performance and energy consumption characteristics
On Designing Multicore-aware Simulators for Biological Systems
The stochastic simulation of biological systems is an increasingly popular
technique in bioinformatics. It often is an enlightening technique, which may
however result in being computational expensive. We discuss the main
opportunities to speed it up on multi-core platforms, which pose new challenges
for parallelisation techniques. These opportunities are developed in two
general families of solutions involving both the single simulation and a bulk
of independent simulations (either replicas of derived from parameter sweep).
Proposed solutions are tested on the parallelisation of the CWC simulator
(Calculus of Wrapped Compartments) that is carried out according to proposed
solutions by way of the FastFlow programming framework making possible fast
development and efficient execution on multi-cores.Comment: 19 pages + cover pag
Standards-based wireless sensor networks for power system condition monitoring
This paper assesses the industrial needs motivating interest in wireless monito ring within the power industry, and reviews applications of WSN technology for substation condition monitoring (Section 2). A key contribution is the identification of a set of technical requirements for substation - based WSNs, focused around security requi rements, robustness to RF noise, and other utility - specific concerns (Section 3). Section 4 comprehensively assesses the suitability of various IWSN protocols for substation environments, using these requirements. A case study implementation of one standar d, ISA100.11a, is reported in Section 5, along with deployment experience. The paper concludes by describing future research challenges for WSN protocols which are specific to this domain
The Waveform Digitiser of the Double Chooz Experiment: Performance and Quantisation Effects on PhotoMultiplier Tube Signals
We present the waveform digitiser used in the Double Chooz experiment. We
describe the hardware and the custom-built firmware specifically developed for
the experiment. The performance of the device is tested with regards to
digitising low light level signals from photomultiplier tubes and measuring
pulse charge. This highlights the role of quantisation effects and leads to
some general recommendations on the design and use of waveform digitisers.Comment: 14 pages, 8 figures, accepted for publication in JINS
MicroTCA implementation of synchronous Ethernet-Based DAQ systems for large scale experiments
Large LAr TPCs are among the most powerful detectors to address open problems
in particle and astro-particle physics, such as CP violation in leptonic
sector, neutrino properties and their astrophysical implications, proton decay
search etc. The scale of such detector implies severe constraints on their
readout and DAQ system. In this article we describe a data acquisition scheme
for this new generation of large detectors. The main challenge is to propose a
scalable and easy to use solution able to manage a large number of channels at
the lowest cost. It is interesting to note that these constraints are very
similar to those existing in Network Telecommunication Industry. We propose to
study how emerging technologies like ATCA and TCA could be used in
neutrino experiments. We describe the design of an Advanced Mezzanine Board
(AMC) including 32 ADC channels. This board receives 32 analogical channels at
the front panel and sends the formatted data through the TCA backplane
using a Gigabit Ethernet link. The gigabit switch of the MCH is used to
centralize and to send the data to the event building computer. The core of
this card is a FPGA (ARIA-GX from ALTERA) including the whole system except the
memories. A hardware accelerator has been implemented using a NIOS II P
and a Gigabit MAC IP. Obviously, in order to be able to reconstruct the tracks
from the events a time synchronisation system is mandatory. We decided to
implement the IEEE1588 standard also called Precision Timing Protocol, another
emerging and promising technology in Telecommunication Industry. In this
article we describe a Gigabit PTP implementation using the recovered clock of
the gigabit link. By doing so the drift is directly cancelled and the PTP will
be used only to evaluate and to correct the offset.Comment: Talk presented at the 2009 Real Time Conference, Beijing, May '09,
submitted to the proceeding
- âŠ