2,404 research outputs found
CTL* synthesis via LTL synthesis
We reduce synthesis for CTL* properties to synthesis for LTL. In the context
of model checking this is impossible - CTL* is more expressive than LTL. Yet,
in synthesis we have knowledge of the system structure and we can add new
outputs. These outputs can be used to encode witnesses of the satisfaction of
CTL* subformulas directly into the system. This way, we construct an LTL
formula, over old and new outputs and original inputs, which is realisable if,
and only if, the original CTL* formula is realisable. The CTL*-via-LTL
synthesis approach preserves the problem complexity, although it might increase
the minimal system size. We implemented the reduction, and evaluated the
CTL*-via-LTL synthesiser on several examples.Comment: In Proceedings SYNT 2017, arXiv:1711.1022
Fully Observable Non-deterministic Planning as Assumption-Based Reactive Synthesis
We contribute to recent efforts in relating two approaches to automatic synthesis, namely, automated planning and discrete reactive synthesis. First, we develop a declarative characterization of the standard “fairness” assumption on environments in non-deterministic planning, and show that strong-cyclic plans are correct solution concepts for fair environments. This complements, and arguably completes, the existing foundational work on non-deterministic planning, which focuses on characterizing (and computing) plans enjoying special “structural” properties, namely loopy but closed policy structures. Second, we provide an encoding suitable for reactive synthesis that avoids the naive exponential state space blowup. To do so, special care has to be taken to specify the fairness assumption on the environment in a succinct manner.Fil: D'ippolito, Nicolás Roque. Consejo Nacional de Investigaciones Científicas y Técnicas. Oficina de Coordinación Administrativa Ciudad Universitaria. Instituto de Investigación en Ciencias de la Computación. Universidad de Buenos Aires. Facultad de Ciencias Exactas y Naturales. Instituto de Investigación en Ciencias de la Computación; ArgentinaFil: Rodriguez, Natalia. Universidad de Buenos Aires. Facultad de Ciencias Exactas y Naturales. Departamento de Computación; ArgentinaFil: Sardina, Sebastian. RMIT University; Australi
Parameterized Synthesis
We study the synthesis problem for distributed architectures with a
parametric number of finite-state components. Parameterized specifications
arise naturally in a synthesis setting, but thus far it was unclear how to
detect realizability and how to perform synthesis in a parameterized setting.
Using a classical result from verification, we show that for a class of
specifications in indexed LTL\X, parameterized synthesis in token ring networks
is equivalent to distributed synthesis in a network consisting of a few copies
of a single process. Adapting a well-known result from distributed synthesis,
we show that the latter problem is undecidable. We describe a semi-decision
procedure for the parameterized synthesis problem in token rings, based on
bounded synthesis. We extend the approach to parameterized synthesis in
token-passing networks with arbitrary topologies, and show applicability on a
simple case study. Finally, we sketch a general framework for parameterized
synthesis based on cutoffs and other parameterized verification techniques.Comment: Extended version of TACAS 2012 paper, 29 page
Receding Horizon Temporal Logic Control for Finite Deterministic Systems
This paper considers receding horizon control of finite deterministic
systems, which must satisfy a high level, rich specification expressed as a
linear temporal logic formula. Under the assumption that time-varying rewards
are associated with states of the system and they can be observed in real-time,
the control objective is to maximize the collected reward while satisfying the
high level task specification. In order to properly react to the changing
rewards, a controller synthesis framework inspired by model predictive control
is proposed, where the rewards are locally optimized at each time-step over a
finite horizon, and the immediate optimal control is applied. By enforcing
appropriate constraints, the infinite trajectory produced by the controller is
guaranteed to satisfy the desired temporal logic formula. Simulation results
demonstrate the effectiveness of the approach.Comment: Technical report accompanying a paper to be presented at ACC 201
Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic
Autonomous critical systems, such as satellites and space rovers, must be
able to detect the occurrence of faults in order to ensure correct operation.
This task is carried out by Fault Detection and Identification (FDI)
components, that are embedded in those systems and are in charge of detecting
faults in an automated and timely manner by reading data from sensors and
triggering predefined alarms. The design of effective FDI components is an
extremely hard problem, also due to the lack of a complete theoretical
foundation, and of precise specification and validation techniques. In this
paper, we present the first formal approach to the design of FDI components for
discrete event systems, both in a synchronous and asynchronous setting. We
propose a logical language for the specification of FDI requirements that
accounts for a wide class of practical cases, and includes novel aspects such
as maximality and trace-diagnosability. The language is equipped with a clear
semantics based on temporal epistemic logic, and is proved to enjoy suitable
properties. We discuss how to validate the requirements and how to verify that
a given FDI component satisfies them. We propose an algorithm for the synthesis
of correct-by-construction FDI components, and report on the applicability of
the design approach on an industrial case-study coming from aerospace.Comment: 33 pages, 20 figure
Cooperative Task Planning of Multi-Agent Systems Under Timed Temporal Specifications
In this paper the problem of cooperative task planning of multi-agent systems
when timed constraints are imposed to the system is investigated. We consider
timed constraints given by Metric Interval Temporal Logic (MITL). We propose a
method for automatic control synthesis in a two-stage systematic procedure.
With this method we guarantee that all the agents satisfy their own individual
task specifications as well as that the team satisfies a team global task
specification.Comment: Submitted to American Control Conference 201
- …