206 research outputs found
Hot carrier degradation in deep submicron n-MOS technologies
With the aggressive scaling of MOS devices hot carrier degradation continues to be a major
reliability concern. The LDD technologies, which have been used to minimise the hot carrier
damage in MOS devices, suffer from the spacer damage causing the drain series resistance
degradation, along with the channel mobility degradation. Therefore, in order to optimise the
performance and reliability of these technologies it is necessary to quantify the roles of spacer
and channel damages in determining their degradation behaviour. In this thesis the hot carrier
degradation behaviour of different generations of graded drain (lightly doped, mildly doped
and highly doped) n-MOS technologies, designed for 5V, 3V and 2V operation is
investigated. The stress time beginning from microseconds is investigated to study how the
damage initiates and evolves over time. A technology dependent two-stage degradation
behaviour in the measured transconductance with an early stage deviating from
conventionally observed power law behaviour is reported. A methodology based on
conventional extraction procedure using the L-array method is first developed to analyse the
drain series resistance and the mobility degradation. For 5V technologies the analysis of the
damage using this methodology shows a two-stage drain series resistance degradation with
early stage lasting about lOOms. However, it is seen that the conventional series resistance
and mobility degradation methodology fails to satisfactorily predict degradation behaviour of
3V and 2V technologies, resulting in unphysical decreasing extracted series resistance. It is
shown that after the hot carrier stress a change in the universal mobility behaviour for
channel lengths approaching quarter micron regime has a significant effect on the parameter
extraction. A modified universal mobility model incorporating the effect of the interface
charge is developed using the FN stress experiments. A new generalised extraction
methodology modelling hot carrier stressed device as series combination of undamaged and
damaged channel regions, along with the series source drain resistance is developed,
incorporating the modified universal model in the damaged channel region. The new
methodology has the advantage of being single device based and serves as an effective tool in
evaluating. the roles of series resistance and mobility degradations for technology
qualification. This is especially true for the deep submicron regime where the conventional
extraction procedures are not applicable. Further, the new extraction method has the potential
of being integrated into commercial device simulation tools, to accurately analyse the device
degradation behaviour in deep submicron regime
Hot-carrier reliability evaluation for CMOS devices and circuits
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1995.Includes bibliographical references (p. 138-139).by Vei-Han Chan.Ph.D
Study Of Design For Reliability Of Rf And Analog Circuits
Due to continued device dimensions scaling, CMOS transistors in the nanometer regime have resulted in major reliability and variability challenges. Reliability issues such as channel hot electron injection, gate dielectric breakdown, and negative bias temperature instability (NBTI) need to be accounted for in the design of robust RF circuits. In addition, process variations in the nanoscale CMOS transistors are another major concern in today‟s circuits design. An adaptive gate-source biasing scheme to improve the RF circuit reliability is presented in this work. The adaptive method automatically adjusts the gate-source voltage to compensate the reduction in drain current subjected to various device reliability mechanisms. A class-AB RF power amplifier shows that the use of a source resistance makes the power-added efficiency robust against threshold voltage and mobility variations, while the use of a source inductance is more reliable for the input third-order intercept point. A RF power amplifier with adaptive gate biasing is proposed to improve the circuit device reliability degradation and process variation. The performances of the power amplifier with adaptive gate biasing are compared with those of the power amplifier without adaptive gate biasing technique. The adaptive gate biasing makes the power amplifier more resilient to process variations as well as the device aging such as mobility and threshold voltage degradation. Injection locked voltage-controlled oscillators (VCOs) have been examined. The VCOs are implemented using TSMC 0.18 µm mixed-signal CMOS technology. The injection locked oscillators have improved phase noise performance than free running oscillators. iv A differential Clapp-VCO has been designed and fabricated for the evaluation of hot electron reliability. The differential Clapp-VCO is formed using cross-coupled nMOS transistors, on-chip transformers/inductors, and voltage-controlled capacitors. The experimental data demonstrate that the hot carrier damage increases the oscillation frequency and degrades the phase noise of Clapp-VCO. A p-channel transistor only VCO has been designed for low phase noise. The simulation results show that the phase noise degrades after NBTI stress at elevated temperature. This is due to increased interface states after NBTI stress. The process variability has also been evaluated
Reliability Investigations of MOSFETs using RF Small Signal Characterization
Modern technology needs and advancements have introduced various new concepts such as Internet-of-Things, electric automotive, and Artificial intelligence. This implies an increased activity in the electronics domain of analog and high frequency. Silicon devices have emerged as a cost-effective solution for such diverse applications. As these silicon devices are pushed towards higher performance, there is a continuous need to improve fabrication, power efficiency, variability, and reliability. Often, a direct trade-off of higher performance is observed in the reliability of semiconductor devices. The acceleration-based methodologies used for reliability assessment are the adequate time-saving solution for the lifetime's extrapolation but come with uncertainty in accuracy. Thus, the efforts to improve the accuracy of reliability characterization methodologies run in parallel. This study highlights two goals that can be achieved by incorporating high-frequency characterization into the reliability characteristics. The first one is assessing high-frequency performance throughout the device's lifetime to facilitate an accurate description of device/circuit functionality for high-frequency applications. Secondly, to explore the potential of high-frequency characterization as the means of scanning reliability effects within devices. S-parameters served as the high-frequency device's response and mapped onto a small-signal model to analyze different components of a fully depleted silicon-on-insulator MOSFET. The studied devices are subjected to two important DC stress patterns, i.e., Bias temperature instability stress and hot carrier stress. The hot carrier stress, which inherently suffers from the self-heating effect, resulted in the transistor's geometry-dependent magnitudes of hot carrier degradation. It is shown that the incorporation of the thermal resistance model is mandatory for the investigation of hot carrier degradation. The property of direct translation of small-signal parameter degradation to DC parameter degradation is used to develop a new S-parameter based bias temperature instability characterization methodology. The changes in gate-related small-signal capacitances after hot carrier stress reveals a distinct signature due to local change of flat-band voltage. The measured effects of gate-related small-signal capacitances post-stress are validated through transient physics-based simulations in Sentaurus TCAD.:Abstract
Symbols
Acronyms
1 Introduction
2 Fundamentals
2.1 MOSFETs Scaling Trends and Challenges
2.1.1 Silicon on Insulator Technology
2.1.2 FDSOI Technology
2.2 Reliability of Semiconductor Devices
2.3 RF Reliability
2.4 MOSFET Degradation Mechanisms
2.4.1 Hot Carrier Degradation
2.4.2 Bias Temperature Instability
2.5 Self-heating
3 RF Characterization of fully-depleted Silicon on Insulator devices
3.1 Scattering Parameters
3.2 S-parameters Measurement Flow
3.2.1 Calibration
3.2.2 De-embedding
3.3 Small-Signal Model
3.3.1 Model Parameters Extraction
3.3.2 Transistor Figures of Merit
3.4 Characterization Results
4 Self-heating assessment in Multi-finger Devices
4.1 Self-heating Characterization Methodology
4.1.1 Output Conductance Frequency dependence
4.1.2 Temperature dependence of Drain Current
4.2 Thermal Resistance Behavior
4.2.1 Thermal Resistance Scaling with number of fingers
4.2.2 Thermal Resistance Scaling with finger spacing
4.2.3 Thermal Resistance Scaling with GateWidth
4.2.4 Thermal Resistance Scaling with Gate length
4.3 Thermal Resistance Model
4.4 Design for Thermal Resistance Optimization
5 Bias Temperature Instability Investigation
5.1 Impact of Bias Temperature Instability stress on Device Metrics
5.1.1 Experimental Details
5.1.2 DC Parameters Drift
5.1.3 RF Small-Signal Parameters Drift
5.2 S-parameter based on-the-fly Bias Temperature Instability Characterization Method
5.2.1 Measurement Methodology
5.2.2 Results and Discussion
6 Investigation of Hot-carrier Degradation
6.1 Impact of Hot-carrier stress on Device performance
6.1.1 DC Metrics Degradation
6.1.2 Impact on small-signal Parameters
6.2 Implications of Self-heating on Hot-carrier Degradation in n-MOSFETs
6.2.1 Inclusion of Thermal resistance in Hot-carrier Degradation modeling
6.2.2 Convolution of Bias Temperature Instability component in Hot-carrier Degradation
6.2.3 Effect of Source and Drain Placement in Multi-finger Layout
6.3 Vth turn-around effect in p-MOSFET
7 Deconvolution of Hot-carrier Degradation and Bias Temperature Instability using Scattering parameters
7.1 Small-Signal Parameter Signatures for Hot-carrier Degradation and Bias Temperature Instability
7.2 TCAD Dynamic Simulation of Defects
7.2.1 Fixed Charges
7.2.2 Interface Traps near Gate
7.2.3 Interface Traps near Spacer Region
7.2.4 Combination of Traps
7.2.5 Drain Series Resistance effect
7.2.6 DVth Correction
7.3 Empirical Modeling based deconvolution of Hot-carrier Degradation
8 Conclusion and Recommendations
8.1 General Conclusions
8.2 Recommendations for Future Work
A Directly measured S-parameters and extracted Y-parameters
B Device Dimensions for Thermal Resistance Modeling
C Frequency response of hot-carrier degradation (HCD)
D Localization Effect of Interface Traps
Bibliograph
Study Of Nanoscale Cmos Device And Circuit Reliability
The development of semiconductor technology has led to the significant scaling of the transistor dimensions -The transistor gate length drops down to tens of nanometers and the gate oxide thickness to 1 nm. In the future several years, the deep submicron devices will dominate the semiconductor industry for the high transistor density and the corresponding performance enhancement. For these devices, the reliability issues are the first concern for the commercialization. The major reliability issues caused by voltage and/or temperature stress are gate oxide breakdown (BD), hot carrier effects (HCs), and negative bias temperature instability (NBTI). They become even more important for the nanoscale CMOS devices, because of the high electrical field due to the small device size and high temperature due to the high transistor densities and high-speed performances. This dissertation focuses on the study of voltage and temperature stress-induced reliability issues in nanoscale CMOS devices and circuits. The physical mechanisms for BD, HCs, and NBTI have been presented. A practical and accurate equivalent circuit model for nanoscale devices was employed to simulate the RF performance degradation in circuit level. The parameter measurement and model extraction have been addressed. Furthermore, a methodology was developed to predict the HC, TDDB, and NBTI effects on the RF circuits with the nanoscale CMOS. It provides guidance for the reliability considerations of the RF circuit design. The BD, HC, and NBTI effects on digital gates and RF building blocks with the nanoscale devices low noise amplifier, oscillator, mixer, and power amplifier, have been investigated systematically. The contributions of this dissertation include: It provides a thorough study of the reliability issues caused by voltage and/or temperature stresses on nanoscale devices from device level to circuit level; The more real voltage stress case high frequency (900 MHz) dynamic stress, has been first explored and compared with the traditional DC stress; A simple and practical analytical method to predict RF performance degradation due to voltage stress in the nanoscale devices and RF circuits was given based on the normalized parameter degradations in device models. It provides a quick way for the designers to evaluate the performance degradations; Measurement and model extraction technologies, special for the nanoscale MOSFETs with ultra-thin, ultra-leaky gate oxide, were addressed and employed for the model establishments; Using the present existing computer-aided design tools (Cadence, Agilent ADS) with the developed models for performance degradation evaluation due to voltage or/and temperature stress by simulations provides a potential way that industry could use to save tens of millions of dollars annually in testing costs. The world now stands at the threshold of the age of nanotechnology, and scientists and engineers have been exploring here for years. The reliability is the first challenge for the commercialization of the nanoscale CMOS devices, which will be further downscaling into several tens or ten nanometers. The reliability is no longer the post-design evaluation, but the pre-design consideration. The successful and fruitful results of this dissertation, from device level to circuit level, provide not only an insight on how the voltage and/or temperature stress effects on the performances, but also methods and guidance for the designers to achieve more reliable circuits with nanoscale MOSFETs in the future
Negative Bias Temperature Instability And Charge Trapping Effects On Analog And Digital Circuit Reliability
Nanoscale p-channel transistors under negative gate bias at an elevated temperature show threshold voltage degradation after a short period of stress time. In addition, nanoscale (45 nm) n-channel transistors using high-k (HfO2) dielectrics to reduce gate leakage power for advanced microprocessors exhibit fast transient charge trapping effect leading to threshold voltage instability and mobility reduction. A simulation methodology to quantify the circuit level degradation subjected to negative bias temperature instability (NBTI) and fast transient charge trapping effect has been developed in this thesis work. Different current mirror and two-stage operation amplifier structures are studied to evaluate the impact of NBTI on CMOS analog circuit performances for nanoscale applications. Fundamental digital circuit such as an eleven-stage ring oscillator has also been evaluated to examine the fast transient charge transient effect of HfO2 high-k transistors on the propagation delay of ring oscillator performance. The preliminary results show that the negative bias temperature instability reduces the bandwidth of CMOS operating amplifiers, but increases the amplifier\u27s voltage gain at mid-frequency range. The transient charge trapping effect increases the propagation delay of ring oscillator. The evaluation methodology developed in this thesis could be extended to study other CMOS device and circuit reliability issues subjected to electrical and temperature stresses
Negative Bias Temperature Instability And Charge Trapping Effects On Analog And Digital Circuit Reliability
Nanoscale p-channel transistors under negative gate bias at an elevated temperature show threshold voltage degradation after a short period of stress time. In addition, nanoscale (45 nm) n-channel transistors using high-k (HfO2) dielectrics to reduce gate leakage power for advanced microprocessors exhibit fast transient charge trapping effect leading to threshold voltage instability and mobility reduction. A simulation methodology to quantify the circuit level degradation subjected to negative bias temperature instability (NBTI) and fast transient charge trapping effect has been developed in this thesis work. Different current mirror and two-stage operation amplifier structures are studied to evaluate the impact of NBTI on CMOS analog circuit performances for nanoscale applications. Fundamental digital circuit such as an eleven-stage ring oscillator has also been evaluated to examine the fast transient charge transient effect of HfO2 high-k transistors on the propagation delay of ring oscillator performance. The preliminary results show that the negative bias temperature instability reduces the bandwidth of CMOS operating amplifiers, but increases the amplifier\u27s voltage gain at mid-frequency range. The transient charge trapping effect increases the propagation delay of ring oscillator. The evaluation methodology developed in this thesis could be extended to study other CMOS device and circuit reliability issues subjected to electrical and temperature stresses
- …