소형동물의 뇌신경 자극을 위한 완전 이식형 신경자극기

학위논문(박사)--서울대학교 대학원 :공과대학 전기·정보공학부,2020. 2. 김성준.In this study, a fully implantable neural stimulator that is designed to stimulate the brain in the small animal is described. Electrical stimulation of the small animal is applicable to pre-clinical study, and behavior study for neuroscience research, etc. Especially, behavior study of the freely moving animal is useful to observe the modulation of sensory and motor functions by the stimulation. It involves conditioning animal's movement response through directional neural stimulation on the region of interest. The main technique that enables such applications is the development of an implantable neural stimulator. Implantable neural stimulator is used to modulate the behavior of the animal, while it ensures the free movement of the animals. Therefore, stable operation in vivo and device size are important issues in the design of implantable neural stimulators. Conventional neural stimulators for brain stimulation of small animal are comprised of electrodes implanted in the brain and a pulse generation circuit mounted on the back of the animal. The electrical stimulation generated from the circuit is conveyed to the target region by the electrodes wire-connected with the circuit. The devices are powered by a large battery, and controlled by a microcontroller unit. While it represents a simple approach, it is subject to various potential risks including short operation time, infection at the wound, mechanical failure of the device, and animals being hindered to move naturally, etc. A neural stimulator that is miniaturized, fully implantable, low-powered, and capable of wireless communication is required. In this dissertation, a fully implantable stimulator with remote controllability, compact size, and minimal power consumption is suggested for freely moving animal application. The stimulator consists of modular units of surface-type and depth-type arrays for accessing target brain area, package for accommodating the stimulating electronics all of which are assembled after independent fabrication and implantation using customized flat cables and connectors. The electronics in the package contains ZigBee telemetry for low-power wireless communication, inductive link for recharging lithium battery, and an ASIC that generates biphasic pulse for neural stimulation. A dual-mode power-saving scheme with a duty cycling was applied to minimize the power consumption. All modules were packaged using liquid crystal polymer (LCP) to avoid any chemical reaction after implantation. To evaluate the fabricated stimulator, wireless operation test was conducted. Signal-to-Noise Ratio (SNR) of the ZigBee telemetry were measured, and its communication range and data streaming capacity were tested. The amount of power delivered during the charging session depending on the coil distance was measured. After the evaluation of the device functionality, the stimulator was implanted into rats to train the animals to turn to the left (or right) following a directional cue applied to the barrel cortex. Functionality of the device was also demonstrated in a three-dimensional maze structure, by guiding the rats to navigate better in the maze. Finally, several aspects of the fabricated device were discussed further.본 연구에서는 소형 동물의 두뇌를 자극하기 위한 완전 이식형 신경자극기가 개발되었다. 소형 동물의 전기자극은 전임상 연구, 신경과학 연구를 위한 행동연구 등에 활용된다. 특히, 자유롭게 움직이는 동물을 대상으로 한 행동 연구는 자극에 의한 감각 및 운동 기능의 조절을 관찰하는 데 유용하게 활용된다. 행동 연구는 두뇌의 특정 관심 영역을 직접적으로 자극하여 동물의 행동반응을 조건화하는 방식으로 수행된다. 이러한 적용을 가능케 하는 핵심기술은 이식형 신경자극기의 개발이다. 이식형 신경자극기는 동물의 움직임을 방해하지 않으면서도 그 행동을 조절하기 위해 사용된다. 따라서 동물 내에서의 안정적인 동작과 장치의 크기가 이식형 신경자극기를 설계함에 있어 중요한 문제이다. 기존의 신경자극기는 두뇌에 이식되는 전극 부분과, 동물의 등 부분에 위치한 회로부분으로 구성된다. 회로에서 생산된 전기자극은 회로와 전선으로 연결된 전극을 통해 목표 지점으로 전달된다. 장치는 배터리에 의해 구동되며, 내장된 마이크로 컨트롤러에 의해 제어된다. 이는 쉽고 간단한 접근방식이지만, 짧은 동작시간, 이식부위의 감염이나 장치의 기계적 결함, 그리고 동물의 자연스러운 움직임 방해 등 여러 문제점을 야기할 수 있다. 이러한 문제의 개선을 위해 무선통신이 가능하고, 저전력, 소형화된 완전 이식형 신경자극기의 설계가 필요하다. 본 연구에서는 자유롭게 움직이는 동물에 적용하기 위하여 원격 제어가 가능하며, 크기가 작고, 소모전력이 최소화된 완전이식형 자극기를 제시한다. 설계된 신경자극기는 목표로 하는 두뇌 영역에 접근할 수 있는 표면형 전극과 탐침형 전극, 그리고 자극 펄스 생성 회로를 포함하는 패키지 등의 모듈들로 구성되며, 각각의 모듈은 독립적으로 제작되어 동물에 이식된 뒤 케이블과 커넥터로 연결된다. 패키지 내부의 회로는 저전력 무선통신을 위한 지그비 트랜시버, 리튬 배터리의 재충전을 위한 인덕티브 링크, 그리고 신경자극을 위한 이상성 자극파형을 생성하는 ASIC으로 구성된다. 전력 절감을 위해 두 개의 모드를 통해 사용률을 조절하는 방식이 장치에 적용된다. 모든 모듈들은 이식 후의 생물학적, 화학적 안정성을 위해 액정 폴리머로 패키징되었다. 제작된 신경자극기를 평가하기 위해 무선 동작 테스트가 수행되었다. 지그비 통신의 신호 대 잡음비가 측정되었으며, 해당 통신의 동작거리 및 데이터 스트리밍 성능이 검사되었고, 장치의 충전이 수행될 때 코일간의 거리에 따라 전송되는 전력의 크기가 측정되었다. 장치의 평가 이후, 신경자극기는 쥐에 이식되었으며, 해당 동물은 이식된 장치를 이용해 방향 신호에 따라 좌우로 이동하도록 훈련되었다. 또한, 3차원 미로 구조에서 쥐의 이동방향을 유도하는 실험을 통하여 장치의 기능성을 추가적으로 검증하였다. 마지막으로, 제작된 장치의 특징이 여러 측면에서 심층적으로 논의되었다.Chapter 1 : Introduction 1 1.1. Neural Interface 2 1.1.1. Concept 2 1.1.2. Major Approaches 3 1.2. Neural Stimulator for Animal Brain Stimulation 5 1.2.1. Concept 5 1.2.2. Neural Stimulator for Freely Moving Small Animal 7 1.3. Suggested Approaches 8 1.3.1. Wireless Communication 8 1.3.2. Power Management 9 1.3.2.1. Wireless Power Transmission 10 1.3.2.2. Energy Harvesting 11 1.3.3. Full implantation 14 1.3.3.1. Polymer Packaging 14 1.3.3.2. Modular Configuration 16 1.4. Objectives of This Dissertation 16 Chapter 2 : Methods 18 2.1. Overview 19 2.1.1. Circuit Description 20 2.1.1.1. Pulse Generator ASIC 21 2.1.1.2. ZigBee Transceiver 23 2.1.1.3. Inductive Link 24 2.1.1.4. Energy Harvester 25 2.1.1.5. Surrounding Circuitries 26 2.1.2. Software Description 27 2.2. Antenna Design 29 2.2.1. RF Antenna 30 2.2.1.1. Design of Monopole Antenna 31 2.2.1.2. FEM Simulation 31 2.2.2. Inductive Link 36 2.2.2.1. Design of Coil Antenna 36 2.2.2.2. FEM Simulation 38 2.3. Device Fabrication 41 2.3.1. Circuit Assembly 41 2.3.2. Packaging 42 2.3.3. Electrode, Feedthrough, Cable, and Connector 43 2.4. Evaluations 45 2.4.1. Wireless Operation Test 46 2.4.1.1. Signal-to-Noise Ratio (SNR) Measurement 46 2.4.1.2. Communication Range Test 47 2.4.1.3. Device Operation Monitoring Test 48 2.4.2. Wireless Power Transmission 49 2.4.3. Electrochemical Measurements In Vitro 50 2.4.4. Animal Testing In Vivo 52 Chapter 3 : Results 57 3.1. Fabricated System 58 3.2. Wireless Operation Test 59 3.2.1. Signal-to-Noise Ratio Measurement 59 3.2.2. Communication Range Test 61 3.2.3. Device Operation Monitoring Test 62 3.3. Wireless Power Transmission 64 3.4. Electrochemical Measurements In Vitro 65 3.5. Animal Testing In Vivo 67 Chapter 4 : Discussion 73 4.1. Comparison with Conventional Devices 74 4.2. Safety of Device Operation 76 4.2.1. Safe Electrical Stimulation 76 4.2.2. Safe Wireless Power Transmission 80 4.3. Potential Applications 84 4.4. Opportunities for Further Improvements 86 4.4.1. Weight and Size 86 4.4.2. Long-Term Reliability 93 Chapter 5 : Conclusion 96 Reference 98 Appendix - Liquid Crystal Polymer (LCP) -Based Spinal Cord Stimulator 107 국문 초록 138 감사의 글 140Docto

Design and Development of Smart Brain-Machine-Brain Interface (SBMIBI) for Deep Brain Stimulation and Other Biomedical Applications

Machine collaboration with the biological body/brain by sending electrical information back and forth is one of the leading research areas in neuro-engineering during the twenty-first century. Hence, Brain-Machine-Brain Interface (BMBI) is a powerful tool for achieving such machine-brain/body collaboration. BMBI generally is a smart device (usually invasive) that can record, store, and analyze neural activities, and generate corresponding responses in the form of electrical pulses to stimulate specific brain regions. The Smart Brain-Machine-Brain-Interface (SBMBI) is a step forward with compared to the traditional BMBI by including smart functions, such as in-electrode local computing capabilities, and availability of cloud connectivity in the system to take the advantage of powerful cloud computation in decision making. In this dissertation work, we designed and developed an innovative form of Smart Brain-Machine-Brain Interface (SBMBI) and studied its feasibility in different biomedical applications. With respect to power management, the SBMBI is a semi-passive platform. The communication module is fully passive—powered by RF harvested energy; whereas, the signal processing core is battery-assisted. The efficiency of the implemented RF energy harvester was measured to be 0.005%. One of potential applications of SBMBI is to configure a Smart Deep-Brain-Stimulator (SDBS) based on the general SBMBI platform. The SDBS consists of brain-implantable smart electrodes and a wireless-connected external controller. The SDBS electrodes operate as completely autonomous electronic implants that are capable of sensing and recording neural activities in real time, performing local processing, and generating arbitrary waveforms for neuro-stimulation. A bidirectional, secure, fully-passive wireless communication backbone was designed and integrated into this smart electrode to maintain contact between the smart electrodes and the controller. The standard EPC-Global protocol has been modified and adopted as the communication protocol in this design. The proposed SDBS, by using a SBMBI platform, was demonstrated and tested through a hardware prototype. Additionally the SBMBI was employed to develop a low-power wireless ECG data acquisition device. This device captures cardiac pulses through a non-invasive magnetic resonance electrode, processes the signal and sends it to the backend computer through the SBMBI interface. Analysis was performed to verify the integrity of received ECG data

Low power digital baseband core for wireless Micro-Neural-Interface using CMOS sub/near-threshold circuit

This thesis presents the work on designing and implementing a low power digital baseband core with custom-tailored protocol for wirelessly powered Micro-Neural-Interface (MNI) System-on-Chip (SoC) to be implanted within the skull to record cortical neural activities. The core, on the tag end of distributed sensors, is designed to control the operation of individual MNI and communicate and control MNI devices implanted across the brain using received downlink commands from external base station and store/dump targeted neural data uplink in an energy efficient manner. The application specific protocol defines three modes (Time Stamp Mode, Streaming Mode and Snippet Mode) to extract neural signals with on-chip signal conditioning and discrimination. In Time Stamp Mode, Streaming Mode and Snippet Mode, the core executes basic on-chip spike discrimination and compression, real-time monitoring and segment capturing of neural signals so single spike timing as well as inter-spike timing can be retrieved with high temporal and spatial resolution. To implement the core control logic using sub/near-threshold logic, a novel digital design methodology is proposed which considers INWE (Inverse-Narrow-Width-Effect), RSCE (Reverse-Short-Channel-Effect) and variation comprehensively to size the transistor width and length accordingly to achieve close-to-optimum digital circuits. Ultra-low-power cell library containing 67 cells including physical cells and decoupling capacitor cells using the optimum fingers is designed, laid-out, characterized, and abstracted. A robust on-chip sense-amp-less SRAM memory (8X32 size) for storing neural data is implemented using 8T topology and LVT fingers. The design is validated with silicon tapeout and measurement shows the digital baseband core works at 400mV and 1.28 MHz system clock with an average power consumption of 2.2 μW, resulting in highest reported communication power efficiency of 290Kbps/μW to date

Low Power Circuit Design in Sustainable Self Powered Systems for IoT Applications

The Internet-of-Things (IoT) network is being vigorously pushed forward from many fronts in diverse research communities. Many problems are still there to be solved, and challenges are found among its many levels of abstraction. In this thesis we give an overview of recent developments in circuit design for ultra-low power transceivers and energy harvesting management units for the IoT. The first part of the dissertation conducts a study of energy harvesting interfaces and optimizing power extraction, followed by power management for energy storage and supply regulation. we give an overview of the recent developments in circuit design for ultra-low power management units, focusing mainly in the architectures and techniques required for energy harvesting from multiple heterogeneous sources. Three projects are presented in this area to reach a solution that provides reliable continuous operation for IoT sensor nodes in the presence of one or more natural energy sources to harvest from. The second part focuses on wireless transmission, To reduce the power consumption and boost the Tx energy efficiency, a novel delay cell exploiting current reuse is used in a ring-oscillator employed as the local oscillator generator scheme. In combination with an edge-combiner power amplifier, the Tx showed a measured energy efficiency of 0.2 nJ=bit and a normalized energy efficiency of 3.1 nJ=bit:mW when operating at output power levels up to -10 dBm and data rates of 3 Mbps

Polymorphic computing abstraction for heterogeneous architectures

Integration of multiple computing paradigms onto system on chip (SoC) has pushed the boundaries of design space exploration for hardware architectures and computing system software stack. The heterogeneity of computing styles in SoC has created a new class of architectures referred to as Heterogeneous Architectures. Novel applications developed to exploit the different computing styles are user centric for embedded SoC. Software and hardware designers are faced with several challenges to harness the full potential of heterogeneous architectures. Applications have to execute on more than one compute style to increase overall SoC resource utilization. The implication of such an abstraction is that application threads need to be polymorphic. Operating system layer is thus faced with the problem of scheduling polymorphic threads. Resource allocation is also an important problem to be dealt by the OS. Morphism evolution of application threads is constrained by the availability of heterogeneous computing resources. Traditional design optimization goals such as computational power and lower energy per computation are inadequate to satisfy user centric application resource needs. Resource allocation decisions at application layer need to permeate to the architectural layer to avoid conflicting demands which may affect energy-delay characteristics of application threads. We propose Polymorphic computing abstraction as a unified computing model for heterogeneous architectures to address the above issues. Simulation environment for polymorphic applications is developed and evaluated under various scheduling strategies to determine the effectiveness of polymorphism abstraction on resource allocation. User satisfaction model is also developed to complement polymorphism and used for optimization of resource utilization at application and network layer of embedded systems